### Challenges in TCAD Simulations of Tunneling Field Effect Transistors

C. Kampen, A. Burenkov, and J. Lorenz

Fraunhofer Institute for Integrated Systems and Device Technology (IISB)

Erlangen, Germany





### Outline

- Introduction
- Models for tunneling simulation in field effect transistors
- Device geometry and doping
- Comparison of state-of-the-art tunneling models with experimental data
- Tunneling model with several tunneling paths
  - Direct tunneling
  - Phonon assisted tunneling
  - Trap assisted tunneling
- Simulation results using calibrated tunneling model with several tunneling paths
- Conclusion

Fraunhofer

Page 2

#### Introduction

- Tunneling field effect transistors (TFETs) have potentially a better subthreshold behavior than conventional MOSFETs, inverse sub-threshold slope S can be lower than 60 mV/dec at room temperature in TFETs
- Therefore, TFETs can have potentially lower leakage currents and are promising candidates for low power applications
- Not only leakage currents are low in TFETs, on-currents also are low  $\rightarrow$ optimization of TFETs is necessary  $\rightarrow$  TCAD simulation  $\rightarrow$  Quantitative tunneling models are necessary
- State-of-the-art: The results of conventional tunneling models dramatically differ among themselves and distinctly deviate from experimental results
- Goal of this work: To find physical models that can reproduce the results of electrical measurements on TFETs and to find such model parameters which allow a quantitative modeling of TFETs



# Models for tunneling simulation in field effect transistors (1)

- Tunneling effect have to be considered not only in specially designed TFETs, but always when the electric field in semiconductor material is high and energy bands of electron and holes are strongly bent.
- Conventional tunneling models use the approximation of a mean local electric field, electrons and holes are assumed to be generated due to tunneling effect at the same place where the relevant field is located
- Several variants of local band-to-band tunneling models were tested
  - Kane model, J. Appl. Phys. 1961, v. 32, p. 83.
  - Hurkx model, IEEE Trans. ED, 1992, v. 39, p. 339.
  - Schenk model, Solid-State Electronics 1993, v. 36, p. 19.
- Implementation of these models in Sentaurus Device of Synopsys was used in numerical simulations



### Models for tunneling simulation in field effect transistors (2)

- Non-local tunneling models: Difference in the location of electrons and holes created due to tunneling effect is considered, the finite spatial extension of the tunneling barrier is accounted for  $\rightarrow$  better description of experimentally observed trends in current-voltage characteristics
- Dynamic non-local band-to-band tunneling model of leong et al. (IEDM 1998) implemented in Sentaurus builds the basis for the interpretation of the experimental results in this work
- The advantage of this model is the possibility to combine different tunneling paths in one simulation
- Three tunneling paths were accounted for
  - Direct band-to-band tunneling, dominant at higher voltages ۲
  - Phonon assisted band-to-band tunneling, important contribution in silicon
  - Trap assisted band-to-band tunneling (was treated in Kane approximation)



#### SOI TFET device geometry and doping

- SOI TFET implemented by Sandow et al.
- Gate length: 2 to 12 μm
- Gate oxide: 3.5 and 4.5 nm
- Silicon body thickness: 20 nm
- Source ion implantation: Arsenic, 5 keV, 3.10<sup>15</sup> cm<sup>-2</sup>
- Drain ion implantation: Boron, 1.5 keV, 3·10<sup>15</sup> cm<sup>-2</sup>
- Channel doping: Boron, concentration 1.10<sup>15</sup> cm<sup>-3</sup>
- Activation RTA: 1000°C, 1 s





# Comparison of the state-of-the-art tunneling models with experimental data

- Experiment: Transfer characteristic of SOI TFET of Sandow et al.
- Simulation:
  - Hurkx model
  - Kane model
  - Schenk model
  - leong non-local model
- Conclusion:
  - Several orders of magnitude difference between the models
  - No model reproduces the measurement





#### Calibration of non-local tunneling model, comparison with experimental data

- Experiment: Transfer characteristic of SOI TFET
- Simulation taking into account different tunneling paths:
  - DT direct tunneling
  - PAT phonon assisted tunneling
  - TAT trap assisted tunneling
- Conclusion: Non-local tunneling model with several tunneling paths can reproduce the results of the measurements





#### Contributions of different tunneling paths in the nonlocal tunneling model, comparison with experiment





Page 9

#### Calibrated parameters of the dynamic non-local tunneling model

Parameter $\rightarrow$ Tunneling path $\downarrow$	A(1/(cm <sup>3</sup> s))	B(V/cm)	Δc(eV)	E <sub>ph</sub> (eV)
Phonon assisted tunneling	12·10 <sup>15</sup>	2.2·10 <sup>7</sup>	0.15	0.068
Direct tunneling	3.5·10 <sup>15</sup>	6.3·10 <sup>6</sup>	0.0	0.0

Simplified charge generation rate due to tunneling  $R = A(F/F_0)^P exp(B/F)$ 

Where F is the local electric field,  $F_0$  is a reference field of 1eV/cm, P=2 for direct tunneling, P=2.5 for phonon assisted tunneling  $\Delta_{\rm c}$  is the conduction band off-set E<sub>ph</sub> is the characteristic phonon energy



### Simulation results for different gate oxide thicknesses, comparison with experimental data (1)

- Experiment: Transfer characteristics of SOI TFET at drain voltage of -0.4V for two values of the gate oxide thickness: 3.5 and 4.5nm
- Conclusion: Calibrated tunneling model with several tunneling paths can predict variations of the currentvoltage characteristics when gate oxide thickness is varied





Page 11

### Simulation results for different gate oxide thicknesses, comparison with experimental data (2)

Experiment: Transfer 10-4 Experiment C. Sandow et al. tox = 3.5nm characteristics of SOI TFET  $10^{-3}$ O Experiment C. Sandow et al. tox = 4.5nm at drain voltage of -0.55V Simulation tox = 3.5nm, WF<sub>gate</sub>=4.26eV for two values of the gate 10<sup>-4</sup> - Simulation t<sub>ox</sub> = 4.5nm, WF<sub>gate</sub>=4.31eV **I** <sup>4</sup> <sup>4</sup> <sup>10</sup> <sup>10</sup> <sup>10</sup> oxide thickness: 3.5 and 10<sup>-5</sup> -4.5nm = -0.55V V Conclusion: Calibrated 10<sup>-6</sup> tunneling model with several tunneling paths can predict variations of the current-10<sup>-8</sup> -voltage characteristics when gate oxide thickness is 10<sup>-9</sup> -2 -3 -1 n varied

 $V_{gate}$  (V)



ESSDERC 2011

# Simulation results for different gate lengths, comparison with experimental data (1)

Experiment: Output 0.25 Experiment C. Sandow et al. V<sub>gate</sub> = -4.5V characteristics of a SOI Experiment C. Sandow et al. V<sub>nate</sub> = -4.0V ☆ Experiment C. Sandow et al. V<sub>gate</sub> = -3.5V TFET at drain voltages Simulation V<sub>gate</sub> = -4.5V 0.20 specified in the figure for Simulation V<sub>nate</sub> = -4.0V Simulation V<sub>gate</sub> = -3.5V gate length of 2µm gate length of 2µm Conclusion: Calibrated tunneling model with several funneling paths well 0.15 \_<sub>gate</sub> = 2μm Conclusion: Calibrated t<sub>ox</sub> = 4.5nm  $WF_{gate} = 4.31eV$ 0.10 tunneling paths well drain reproduces the variations of output characteristics when 0.05 gate length and gate voltage is varied 0.00 V<sub>drain</sub> (V)



ESSDERC 2011 © Fraunhofer IISB

# Simulation results for different gate lengths, comparison with experimental data (2)

Experiment: Output Experiment C. Sandow et al. V<sub>gate</sub> = -4.5V 0.30 Experiment C. Sandow et al.  $V_{gate}$  = -4.0V characteristics of a SOI ☆ Experiment C. Sandow et al. V<sub>ate</sub> = -3.5V TFET at drain voltages 0.25 Simulation  $V_{gate} = -4.5V$  Simulation V<sub>gate</sub> = -4.0V specified in the figure for Simulation V<sub>gate</sub> = -3.5V 0.20 gate length of 6µm Conclusion: Calibrated tunneling model with several functions and the well gate length of 6µm L<sub>gate</sub> = 6µm Conclusion: Calibrated 0.15 t<sub>ox</sub> = 4.5nm  $\mathbf{WF}_{\mathsf{gate}}$ = 4.41eV reproduces the variations of \_= 0.10output characteristics when 0.05 gate length and gate voltage is varied 0.00  $V_{drain}(V)$ 



ESSDERC 2011

# Simulation results for different gate lengths, comparison with experimental data (3)

- Experiment: Gate length dependence of the drain current of a SOI TFET at gate voltages specified in the figure
- There is a negligible dependence of the drain current of TFETs on the gate length
- Simulation using the suggested model confirms this important feature of TFETs





#### Page 15

#### Conclusion

- An extensive comparison of experiments and simulations for SOI tunneling field effect transistors is presented in this work
- Significant differences between different variants of the band-to-band tunneling models were found and discussed
- A combination of phonon-assisted tunneling and direct band-to-band tunneling in a non-local formulation with trap-assisted tunneling was found to be a suitable model to describe the observed current-voltage characteristics of SOI TFETs
- After the parameters of the tunneling model were calibrated for a fixed set of geometrical transistor parameters, the model was able to predict variations of the current-voltage characteristics due to variations of the gate oxide thickness and demonstrates a negligible dependence of the tunneling currents on the transistor gate length in agreement with experimental results

Fraunhofer

Page 16