

# Prediction of SRAM Reliability Under Mechanical Stress Induced by Harsh Environments

J. Warmuth\*, K.-U. Giering\*, A. Lange\*, A. Clausner<sup>†</sup>, S. Schlupf<sup>†</sup>, G. Kurz<sup>§</sup>, M. Otto<sup>§</sup>, J. Paul<sup>§</sup>, R. Jancke\*, A. Aal\*\*, M. Gall<sup>‡</sup>, E. Zschech<sup>‡</sup>,

\*Fraunhofer Institute for Integrated Circuits IIS, Engineering of Adaptive Systems EAS, Zeunerstr. 38, 01069 Dresden, Germany

<sup>‡</sup>Fraunhofer Institute for Ceramic Technologies and Systems IKTS, Maria-Reiche-Str. 2, 01109 Dresden, Germany

<sup>§</sup>GLOBALFOUNDRIES LLC & Co. KG, Wilschdorfer Landstr. 101, 01109 Dresden, Germany

\*\*Volkswagen AG, Berliner-Ring 2, 38436 Wolfsburg, Germany

**Abstract**—On the example of a 28nm SRAM array, this work presents a novel reliability study which takes into account the effect of externally applied mechanical stress in circuit simulations. This method is able to predict the bit failures caused by the stress via the piezoresistive effect. The stability of each single SRAM cell is simulated using static noise margin. Finally, the whole array's behavior is reproduced by including device parameter variations in Monte-Carlo simulations. The results show good agreement with corresponding experiments in which mechanical stress was introduced into the SRAM array by indentation. This validates the presented simulation method for future use in the design of electronic products, especially for harsh environment applications, where high stress is expected.

**Keywords**- SRAM Stability, SRAM Reliability, Mechanical Stress, Device Simulation, Piezoresistance, SPICE-Simulation, Monte-Carlo Simulation, Static Noise Margin

## I. INTRODUCTION

The continuing miniaturization in nanoelectronic circuits makes semiconductor chips available that integrate an ever increasing functionality. Since ensuring the reliability of these complex systems is challenging, primarily consumer electronics (CE) has benefitted from this evolution so far. However, safety-critical applications (automotive, avionics, medical) are nowadays as well in need of high-performance integrated circuits (ICs) of the most advanced technology nodes. Since no longtime data on field performance is available for these nodes, reliability modeling must depend on high-accuracy simulations. It is also forced to include destabilization effects considered marginal in CE application.

Field effect transistors (FETs) are a vital component of ICs, and accounting for their degradation through hot carriers [1] and through the bias-temperature instability [2] has a long tradition. Furthermore, the time-zero variability of the FET parameters due to process variation is a standard aspect of reliability simulations. Whereas the piezoresistive effect has been known for a long time to influence the FET characteristics [3] and has found applications in pressure sensors [4], strain engineering [5] or FET placing strategies near VIAs [6], only recent experiments have demonstrated the impact of the piezoresistive effect on general IC reliability [7–9]: exposing an SRAM array to mechanical stress from nanoindentation modifies the cell's FET characteristics and induces bit failures. This failure mode is in particular relevant for circuits driven

in harsh environments where bending or vibration can result in high mechanical stress during circuit operation.

Preventing failures from externally applied stress requires taking into account appropriate piezoresistance models during circuit design. We here present a simulation method that is able to account for this effect and compares well to experimentally measured failures. We start with a general discussion of piezoresistivity and describe how to model it on single-FET level. In the main part of this paper, we apply the method to the analysis of an SRAM array under mechanical stress and verify the simulational results by experimental measurements.

## II. LINEARISED PIEZORESISTIVITY MODEL

By the piezoresistive effect in silicon, the application of mechanical stress results in a change in conductivity. Its microscopic origin is the crystal lattice deformation under stress, which leads to a change in band structure, and in carrier scattering processes. The local relative change in silicon resistivity  $\rho$  is linked to the local stress tensor  $\hat{\sigma}$  in six component vector notation as [10]

$$\frac{\Delta\rho_j}{\rho_0} = \sum_k \pi_{jk} \sigma_j. \quad (1)$$

The silicon piezoresistance tensor  $\pi$  consists of three independent components  $\pi_{11}$ ,  $\pi_{12}$  and  $\pi_{44}$  representing the  $\rho$  change along the direction of each normal component of stress, perpendicular to its direction and due to shear stress, respectively. In this work, only the current, and therefore resistivity, in channel direction is considered. Furthermore, only the three normal stress components are included in the simulations.

## III. PIEZORESISTIVITY MODELING FOR SINGLE FETs

The quadratic model for MOSFET drain current in the saturation region is

$$I_d = \mu K (V_{gs} - V_{th})^2, \quad (2)$$

where  $V_{gs}$  and  $V_{th}$  are the gate-source and the threshold voltage,  $\mu$  is the carrier mobility and  $K$  a constant factor.

While the influence of mechanical stress on  $V_{th}$  is not completely certain, most evidence points to no influence [11–13], therefore  $V_{th}$  is assumed independent of stress and the



[17]. While the local variation in doping level is unknown and not available, it can be roughly estimated using the variability in  $V_{th}$  as a proxy. Finally, the variability in  $\pi$  resulting from the one in doping level can be calculated and used in the simulations.


### C. Experimental setup

The here described experimental approach [8] allows to examine Chip-package-interaction (CPI) and Chip-board-interaction (CBI) for novel SRAM devices in operation and to detect potential failures of the architecture.

The chips were assembled on a flip chip substrate without a lid and the silicon was thinned down to a minimum of 16  $\mu\text{m}$  at the back side. To enable electrical in-situ measurements, the chip was connected to a socket before, during, and after the indentation with forces of various magnitudes. The here described experimental setup enables a fully reversible process in contrast to a previous study [7].

The experiments consist of two parts each with a distinct electrical measurement procedure. In both of them the mechanical stress is induced by spherical, elastic nanoindentation performed at the backside of the chip. Simultaneous to these indentations, electrical measurements are taken. The first procedure is already described in Sec. IV-A to determine  $V_{dipR}$  under stress and thereby  $\Delta V_{dipR}$  in comparison to its unstressed value. The other procedure is a 50 times repeated read disturb at a fixed voltage  $V_{CST}$  but otherwise consists of similar steps as shown in Fig 3.

Fig. 4 shows the resulting bit cell fault matrix with additional background noise for an applied load of 1.3 N. Loading leads to a significant 40% radial increase of the bit cell fault probability at the indentation area (red circle). The process is fully reversible, meaning that the fault disappears upon unloading.




**Fig. 4:** Bit fault matrix with additional background noise for 1.3 N load. The blue lines indicate an averaging corridor for data representation in a 1D graph further explained in Sec. IV-D

As a last step, finite element method (FEM) simulations of the indentation are conducted using the SRAM layout and the semiconductor stack parameters (exact geometry and material information for each layer) to yield stress/strain fields at the indented area. The model contains the actual chip device with a thinned Si-layer, solder bumps with an underfill layer, a finely layered BEoL structure and the nanoindentation tip used for spherical indentation. The used finite element solver is a

deformation-based solver, which means that the deformations are calculated, and then the stress tensor is obtained using the standard constitutive models.

### D. Comparison of simulation and experiment

The simulations will be compared to the experimental results in two ways. First the experimental results were converted into a graph showing the change in  $V_{dipR}$  along one axis of the SRAM array, arbitrarily defined as x-direction. As can be seen in Fig. 4 the cells whose  $V_{dipR}$  lies in the voltage range examined in the experiment are sparsely scattered, making up approx. 1% of the array's cells. Therefore, a  $\Delta V_{dipR}$  graph for one row of cells is not practical and an 81 cells wide averaging corridor is defined, indicated by the blue lines. A window of 25 cells length is moved along the corridor in one column steps, and the average  $\Delta V_{dipR}$  of all examined cells located within is determined. The resulting graph is shown in Fig. 5 together with simulation results using the mechanical stress values corresponding to the corridor's central row of cells as input. The simulation results show good agreement with the experiments, differing at most by a factor of 1.25.




**Fig. 5:** Comparison of experiment and simulation results showing good agreement. The experimental results are running averages along an 81 cell wide corridor while the simulation used stress values corresponding to the corridor's central row of cells. Results differ by a factor of 1.25 at the peak. The slopes are also well reproduced.

Next, the results of a simulated 2D array of SRAM cells are shown. Here a Monte-Carlo simulation with 100k samples is conducted. The samples were spread evenly on a 2D grid, and a voltage range equal in extend but not absolute value to the experiments was chosen so that it contains the unstressed  $V_{dipR}$  of 1% of samples corresponding to the experiment. Because noise levels in the experiment are unknown, only  $\Delta V_{dipR}$  of the simulations can be compared, not absolute values. The results of the FEM stress simulation are now overlaid on the cell grid and used as input for  $\Delta V_{dipR}$  simulations. The results of this simulation and a corresponding map of experimental results can be seen in Fig. 6.

The results of the 2D simulation also agree well with the experiments. The cells around the indentation point show a similar average  $\Delta V_{dipR}$  and the size of the stress affected

regions correlates well. There are minor discrepancies at the most extreme values of  $\Delta V_{dipR}$  and in the diameter of the stress affected region along the x axis. These differences can both be accounted for by the higher sample size in the experiment compared to the simulation.



**Fig. 6:** The 2D Monte-Carlo simulations shown on top and the experiment data shown below are in good agreement: the centers and outline of the group of cells showing stress dependent behavior match well. The stripe structure of the experiment data is due to technology dependent distribution of the SRAM cells in the array.

## V. CONCLUSIONS

This work describes the simulation of an SRAM array under extrinsic mechanical stress. It starts with the piezoresistivity model, describing the relation between mechanical stress and semiconductor resistivity, which is then integrated in simulations of the FETs of an SRAM cell via mobility change leading to change in drain current. To accurately reproduce the behavior of a full SRAM array, parameter variability of  $V_{th}$  was included and the doping level dependent variability of the piezoresistive coefficient  $\pi$  was estimated by way of the, also doping dependent,  $V_{th}$  variation. These variabilities lead to varying reactions to mechanical stress and were included via Monte-Carlo simulations. Finally, the results were compared to experimental outcomes and are in good agreement. The described approach is thereby validated for use in the design of electronic components designated for harsh environments,

where the occurrence of mechanical stress is expected. Including this method will make such devices more reliable without the need for tedious and costly validation experiments. The method presented in this paper will be expanded, validated for further technologies, and provided as a predictive tool for IC design.

## ACKNOWLEDGMENTS

This work was partly funded by the German Federal Ministry of Education and Research within the projects RESIST and TRACE, which run under the European CATRENE cluster.

## REFERENCES

- [1] A. Bravaix *et al.*, "Hot-Carrier acceleration factors for low power management in DC-AC stressed 40nm NMOS node at high temperature," in *2009 IEEE International Reliability Physics Symposium*, 2009, pp. 531–548.
- [2] T. Grasser, "Stochastic charge trapping in oxides: From random telegraph noise to bias temperature instabilities," *Microel. Rel.*, vol. 52, no. 1, pp. 39–70, 2012.
- [3] C. S. Smith, "Piezoresistance effect in germanium and silicon," *Physical Review*, vol. 94, no. 1, pp. 42–49, 1954.
- [4] A. A. Barlian *et al.*, "Review: Semiconductor piezoresistance for microsystems," *Proceedings of the IEEE. Institute of Electrical and Electronics Engineers*, vol. 97, no. 3, pp. 513–552, 2009.
- [5] N. Mohta and S. E. Thompson, "Mobility enhancement," *IEEE Circuits and Devices Magazine*, vol. 21, no. 5, pp. 18–23, 2005.
- [6] A. Mercha *et al.*, "Comprehensive analysis of the impact of single and arrays of through silicon vias induced stress on high-k / metal gate CMOS performance," in *2010 International Electron Devices Meeting*, 2010, pp. 2.2.1–2.2.4.
- [7] G. S. Leatherman *et al.*, "Die-package stress interaction impact on transistor performance," in *2012 IEEE International Reliability Physics Symposium (IRPS)*, 2012, pp. 2E.4.1–2E.4.6.
- [8] A. Aal, "Reliability management – the central enabler for advanced technologies in automotive," *Microelectronics Reliability*, vol. 64, pp. 13 – 18, 2016.
- [9] A. Clausner *et al.*, "Analysis of 28 nm SRAM cell stability under mechanical load applied by nanoindentation," *Presented at the 2018 IEEE International Reliability Physics Symposium*.
- [10] Y. Kanda, "A graphical representation of the piezoresistance coefficients in silicon," *IEEE Transactions on Electron Devices*, vol. 29, no. 1, pp. 64–70, 1982.
- [11] A. T. Bradley *et al.*, "Piezoresistive characteristics of short-channel mosfets on (100) silicon," *IEEE Transactions on Electron Devices*, vol. 48, no. 9, pp. 2009–2015, 2001.
- [12] R. C. Jaeger *et al.*, "CMOS stress sensors on [100] silicon," *IEEE Journal of Solid-State Circuits*, vol. 35, no. 1, pp. 85–95, 2000.
- [13] G. Wang *et al.*, "On the threshold voltage of nanoscale bulk nMOS-FETs with [110]/(001) uniaxial stress and quantum effects," *Journal of Computational Electronics*, vol. 13, no. 2, pp. 439–448, 2014.
- [14] W. T. Chang and J. A. Lin, "Piezoresistive coefficients of <110> silicon-on-insulator MOSFETs with 0.135/0.45/10 micrometers channel length with external forces," *Microelectronic Engineering*, vol. 86, no. 7–9, pp. 1965–1968, 2009.
- [15] Y. L. Tsang *et al.*, "Using piezoresistance model with C-R conversion for modeling of strain-induced mobility," *IEEE Electron Device Letters*, vol. 29, no. 9, pp. 1062–1064, 2008.
- [16] E. Seevinck, F. J. List, and J. Lohstroff, "Static-noise margin analysis of MOS SRAM cells," *IEEE Journal of Solid-State Circuits*, vol. 22, no. 5, pp. 748–754, 1987.
- [17] T. Mizuno, J. Okumura, and A. Toriumi, "Experimental study of threshold voltage fluctuation due to statistical variation of channel dopant number in MOSFET's," *IEEE Transactions on Electron Devices*, vol. 41, no. 11, pp. 2216–2221, 1994.