Silicon-CMOS compatible in-situ CCVD grown graphene transistors with ultra-high on/off-current ratio

Pia Juliane Wessely ^{a,*}, Frank Wessely ^{a,1}, Emrah Birinci ^{a,2}, Karsten Beckmann ^{a,2}, Bernadette Riedinger ^{b,3}, Udo Schwalke ^{a,4}

ARTICLE INFO

Article history: Received 19 October 2011 Accepted 23 December 2011 Available online 30 December 2011

ABSTRACT

By means of catalytic chemical vapor deposition (CCVD) in-situ grown monolayer graphene field-effect transistors (MoLGFETs) and bilayer graphene transistors (BiLGFETs) are realized directly on oxidized silicon substrate without the need to transfer graphene layers. In-situ grown MoLGFETs exhibit the expected Dirac point together with the typical low on/off-current ratios. In contrast, BiLGFETs possess unipolar p-type device characteristics with an extremely high on/off-current ratio up to 1×10^7 . The complete fabrication process is silicon CMOS compatible. This will allow a simple and low-cost integration of graphene devices for nanoelectronic applications in a hybrid silicon CMOS environment.

1. Introduction

A monolayer of graphene consists of carbon atoms which are arranged in a quasi planar honeycomb lattice structure. It is a true 2D material which has been first synthesized by Geim and Novoselov [1] in 2004. Meanwhile researchers distinguish between monolayer graphene, bilayer graphene, trilayer graphene and fewlayer graphene (i.e. five to ten stacked graphene sheets). Currently there are several different manufacturing methods to produce graphene. Most of them have in common that a subsequent transfer of the graphene layer onto a suitable substrate is required after synthesis [2].

Exfoliation is the method invented by Geim and Novoselov used to realize graphene layers for the first time [1]. By this means single to fewlayer graphene films can be deposited on a substrate wafer. However, size and position of the graphene flakes varies randomly. In addition to this difficulty, adsorbed molecules like $\rm O_2$ and $\rm H_2O$ often accumulate at the interface between graphene and the substrate surface [3]. Another possibility to produce graphene films is the use of CVD based methods to grow

graphene on metallic substrates like copper or nickel [4]. Although large area of graphene films can be produced [5] the disadvantage for integrated electronic applications is the need to transfer and align the produced graphene layer to the silicon substrate, for example [6]. Very recently a modified CVD-based approach has been reported which relies on the scalable synthesis of graphene on patterned Ni-dots [7]. Nevertheless, after the growth of the graphene sheets on the Ni-dots the transfer of the graphene layers is still necessary. In order to avoid graphene transfer, epitaxial graphene grown on silicon carbide (SiC) has been proposed by de Heer et al. [8]. Using this method fairly large graphene sheets can be realized on a SiC wafer without the need to transfer. However, when comparing with conventional silicon processing, this method is more expensive because of the SiC substrate. Furthermore, the process requires extraordinary high growth temperatures of about 1400 °C and is therefore not compatible with conventional silicon CMOS processing.

In order to avoid all the above mentioned drawbacks we have developed an in-situ CCVD growth method of graphene on oxidized silicon wafers. In-situ means, that graphene films are grown directly on the wafer at its final position, so that subsequent transfer and alignments are obsolete. Using a metallic catalyst seed, we are able to grow mono-, bi- and few-layer graphene films directly on silicon-dioxide (SiO₂) covered Si wafers at moderate growth temperatures of 800–900 °C by means of CCVD from a methane feedstock [9]. During growth the graphene layer extends a few microns from the catalyst onto the oxidized wafer surface. When using a suitable device layout, the in-situ grown graphene film can be used as back-gated field effect device material contacted directly via the catalytic source/drain areas

^a Institute for Semiconductor Technology and Nanoelectronics, Technische Universität Darmstadt, Schlossgartenstrasse 8, 64289 Darmstadt, Germany

^b Fraunhofer-Institut für Werkstoffmechanik, Wöhlerstrasse 11, 79108 Freiburg, Germany

^{*} Corresponding author. Tel.: +49 6151 163931; fax: +49 6151 165233. E-mail addresses: pj.wessely@iht.tu-darmstadt.de (P.J. Wessely), wessely@iht.tu-darmstadt.de (F. Wessely), birinci@iht.tu-darmstadt.de (E. Birinci), beckmann@iht.tu-darmstadt.de (K. Beckmann), bernadette.riedinger@iwm.fraunhofer.de (B. Riedinger), schwalke@iht.tu-darmstadt.de (U. Schwalke).

¹ Tel.: +49 6151 163931; fax: +49 6151 165233.

² Tel.: +49 6151 164472; fax: +49 6151 165233.

³ Tel.: +49 761 5142 344; fax: +49 761 5142 403.

⁴ Tel.: +49 6151 163046; fax: +49 6151 165233.

(cf. Fig. 1) for electrical characterization. Furthermore, by adjusting the CCVD process conditions we can determine the number of grown graphene layers giving us the unique capability to investigate the physical and electrical properties of various in-situ grown graphene films at the device level. We found that large area bilayer graphene field effect transistors exhibit an extremely high on/off-current ratio of 1×10^7 at room temperature.

2. Fabrication and structural analysis

Starting with an oxidized silicon wafer containing 100 nm thick silicon dioxide several lithography steps follow until a structured liftoff resist remains on the wafer surface. In preparation for CCVD nm-thin aluminum and nickel layers are evaporated over the whole substrate surface and are structured via liftoff. During annealing the aluminum partially transforms into aluminum-oxide (Al_xO_y) while the nickel (Ni) layer generates several nickel nanoclusters at the perimeter of the catalyst system (see Fig. 1(a). Nickel nanoclusters act as seed for the subsequent graphene layer growth in the methane-based CCVD process. Using the CCVD process several hundred graphene devices are realized simultaneously across one 2^n wafer and are directly

functional after the CCVD growth. Fig. 1(b) shows a scanning electron microscopy picture of the device area. These graphene devices possess a well defined channel length in the range of 1.6 µm to 5 µm while the channel width varies randomly from approximately 0.1 µm to several microns, depending on local growth conditions. The in-situ grown graphene layers extend only a few microns on the SiO₂ surface and therefore do not always fill up the maximum designed channel width. The magnification in Fig. 1(c) shows a single graphene field effect device with a channel length of 1.6 µm and a maximum channel width of 5 um. In addition to the grown graphene layers on the oxide surface additional carbon deposits are present on top of the catalytic areas as evident from the enlargement shown in Fig. 1(d). Besides graphene layers, also carbon nanotubes (CNTs) and additional carbon deposits have been found on top of the metal catalyst. Detailed examination by means of scanning electron microscopy indicates that the spread of the CNTs and the additional carbon deposits occur exclusively on the top of catalyst source/drain (S/D) areas.

The number of grown stacked graphene layers depends on the adjusted process parameters, e.g. temperature and gas mixture. First, measurements of topography are performed by atomic force microscopy (AFM) as shown in the examples in Fig. 1(e) and (f).




Fig. 1. (a) Schematic representation of a graphene device produced by means of in-situ CCVD using a nickel catalyst. (b) Scanning electron microscopy examination of a contact pad area. The contact pad size is $100 \, \mu m \times 100 \, \mu m$. Hundreds of graphene field-effect devices are realized simultaneously on one 2'' wafer. (c) Magnification of a graphene field effect device with a channel length of $1.6 \, \mu m$ and a maximum technological channel width of $5 \, \mu m$ in this case. (d) Further magnification of a graphene field effect device at the channel region. Source and drain regions are connected by a graphene layer. Additionally carbon deposits at source and drain region can be seen. (e) AFM Measurement of the graphene layer on a silicon dioxide surface growing form the catalyst area on the right side of the picture. (f) Corresponding stepheight analysis by average height value calculated at the red and blue lines. Stepheight of $0.6 \, nm$ corresponds to bilayer graphene.

From the step-height measurement in Fig. 1(f) a value of 0.6 nm is deduced at the graphene to silicon dioxide transition indicating the presence of bilayer graphene.

Subsequently, Raman spectroscopy is performed within the channel region in between the catalytic areas (cf. Fig. 1(d) using a Renishaw spectrometer at 633 nm at room temperature. In Raman spectra of graphene three main peaks can be determined. The D and G peak always appear in Raman spectra of sp²–carbon materials. G and D peak at 1338 cm⁻¹ and 1578 cm⁻¹, respectively, represent the graphitic sp²-structure (G peak) and the defects in the graphene lattice, as holes and edges (D peak). The 2D band around 2650 cm⁻¹ is known as the second order of the D peak. The shape of this peak is characteristic for the number of stacked graphene layers [10]. Comparing Fig. 2 with Raman data from Ferrari [10] suggests the presence of monolayer and bilayer graphene in our sample. The characteristic Raman G and D as well as the 2D band are located at similar Raman shift positions found by Ferrari and exhibit the expected shape.

However, a difference in the I(2D)/I(G) ratio can be observed. The influences of the substrate on the Raman spectra also need to be considered in the interpretation as already addressed by [11] and [12]. Raman spectra which have been measured on graphene prepared by micromechemical cleavage and subsequent transfer to silicon dioxide [12] deviate significantly in the I(2D)/I(G) ratio from the Raman spectra of in-situ grown CCVD graphene shown in Fig. 2. These differences indicate strong interactions of




Fig. 2. Raman spectra of in-situ CCVD grown monolayer and bilayer graphene. The Raman-measurements are performed using a Renishaw spectrometer at 633 nm at room temperature. The inset shows the magnification of the 2D band in graphene. Comparing these results with [9,10] and [11] indicates the presence of monolayer and bilayer graphene.

graphene with underlying silicon dioxide [11,12] which are due to the in-situ growth at moderate temperatures. In contrast, for externally grown graphene with subsequent transfer such intensive interactions between graphene and silicon dioxide are largely reduced in presence of adsorbed molecules, e.g. O_2 and H_2O .

To complete these studies, additional transmission electron microscopy (TEM) studies have been performed on CCVD few-layer graphene samples followed by a fourier analysis in order to determine the crystalline properties of the carbon multilayer more in detail. The observed interplanar spacing of 3.5 Å [9] is in fact a strong evidence for the existence of graphene grown by means of CCVD.

3. Results and discussion

The electrical characterization of the graphene devices is performed using a Keithley SCS 4200 semiconductor analyzer. The metal catalyst areas are directly used as source and drain contacts (cf. Fig. 1(a). However, carbon deposits, like carbon nanotubes on the metal catalyst surface (see Fig. 1(d), are expected to increase the contact resistance. Fig. 3(a) shows the transfer characteristic of the same MonoLayer Graphene Field Effect Transistor (MoLGFET), on which the previously discussed Raman spectrum of monolayer graphene has been obtained in the channel region. The characteristic Dirac-point at $V_{BG} = -4 \text{ V}$ confirms the co-existence of hole and electron conduction together with the typical low on/off-current ratios, as expected for monolayer graphene [13]. However, a slightly unsymmetrical currentvoltage characteristic is noted in Fig. 3(a), leading to different on/ off-current ratios of 16 for hole-conduction and 8 for electronconduction, respectively. Obviously, hole-conduction is preferred in our in-situ CCVD grown graphene, which appears typical for CVD-grown graphene according to Hall-effect measurements reported from other groups [14]. Furthermore Fig. 3(b) shows the corresponding output characteristic which exhibits the typical three region behavior of a large area monolayer graphene transistor as described in [13], confirming the existence of in-situ CCVD grown monolayer graphene and substantiate the prediction of the Raman spectra.

Since monolayer graphene is considered to be a zero bandgap material [13], large area monolayer graphene (MoLG) layers are not appropriate as channel material to be used in field-effect devices for digital applications [2]. In order to realize MoLG semiconducting materials one possibility is to constrict the lateral dimensions of the graphene layer to a few nanometers, forming the so called graphene nanoribbons (GNRs). GNRs exhibit a bandgap up to approximately 0.5 eV [2], depending on the ribbon width. However, sub 10 nm dimension are difficult to realize and additional difficulties related to line edge roughness [15] and




Fig. 3. (a) Current vs. gate-voltage characteristic of monolayer graphene. The Dirac point indicates simultaneous electron and hole conduction. (b) The output characteristic of a large area monolayer graphene transistor (MoLGFET) exhibits typical three region behavior [12].




Fig. 4. Current vs. gate–voltage characteristic of a bilayer graphene transistor. The backgate voltage V_{BG} is swept from -15 V to 15 V while a constant voltage V_{DS} of 3 V is applied between drain and source. Extremely high on/off-current ratios of 1×10^7 at 30 °C are observed for the bilayer graphene transistor. *Inset*: Output characteristic of a bilayer graphene field effect transistor at backgate voltages $V_{BG} = -6$ V while the drain/source voltage V_{DS} is swept from -5 V to 5 V.

edge defects which will degrade the performance of graphene devices.

To avoid problems with GNR-fabrication, one can use bilaver graphene (BiLG) instead of monolayer graphene for device fabrication. Despite the large area a bandgap can be induced in BiLG by applying an electrical field perpendicular to the layer [16,17]. The transfer characteristics of a typical CCVD in-situ grown BiLayer Graphene Field Effect Transitor (BiLGFET) is shown in Fig. 4 together with the output characteristic presented in the inset of Fig. 4. In contrast to MoLGFETs these BiLGFETs exhibit an ultra-high on/offcurrent ratio of 1×10^7 which is to our knowledge the highest reported value for in-situ CCVD grown BiLGFETs today. The transfer characteristic is consistent with the output characteristic, displaying a unipolar, p-type device behavior. Such a unipolar device characteristics requires both, a substantial bandgap and a kind of "carrier selection mechanism", since only holes are the predominant carriers in a p-type field-effect device. Avouris et al. [18] achieved ambipolar, double gated bilayer graphene FETs with improved on/off-current ratios of 100 to 2000. The bandgap is exclusively induced by the applied electrical field. In contrast, for CCVD BiLGFETs the fairly low gate field strength of 1.5 MV/cm (i.e. 0.15 V/nm) perpendicular to the graphene layer is insufficient to create a significant bandgap [16] to explain these device characteristics. Accordingly, we suspect that additional effects, like intensive interactions between bilayer graphene and silicon dioxide are responsible to further enhance the bandgap. Such intensive interactions may develop during the growth of the bilayer graphene on the silicon dioxide at moderate temperatures under well defined ambient conditions within a CVD chamber. In fact, in a similar fashion graphene-substrate interactions have been used to explain the substrate-induced bandgap opening in epitaxial graphene [19]. The selection of the carrier type (i.e. holes in this case) may be facilitated by additional doping and/or Schottky-barrier effects. Since substantial amounts of atomic hydrogen are generated from the decomposition of CH4 during CCVD processing, it is likely that H-atoms adsorb on the graphene surface or may be incorporated within the graphene bilayer. As a result, effects on the electronic properties such as increasing the bandgap are expected [20]. Furthermore, in view of the intensive graphenesubstrate interactions, we suspect that atomic hydrogen, which is also known to passivate interface traps in SiO₂ [21], plays an important role in the carrier type selection. In case of vacuum-degassed graphene and in the absence of atomic hydrogen, n-type behavior has been reported [22] which is due to Fermi level pinning in the presence of interface states. In contrast, when large amounts of hydrogen are present during in-situ graphene growth SiO₂ interface states are passivated and the p-type behavior is preserved in our CCVD grown graphene [22]. However, to which extent the p-type characteristics of the BiLGFETs is primarily related to atomic hydrogen doping, similarly to the tunable polarities of CNTs with oxygen and metal atoms [23], needs further investigation. Finally, Schottky-barrier formation at the metal-semiconductor interface [24] of the nickel-graphene contacts needs also to be considered to explain the unipolar behavior of the BiLGFETs.

4. Conclusion

The combination of AFM examination, Raman spectroscopy as well as extensive electrical characterization of graphene structures on SiO_2 confirms the suitability of this novel in-situ CCVD growth process. MoLGFET show the expected characteristic Diracpoint and a typical low on/off-current ratio of 16. In contrast, BiLGFETs exhibit ultra-high on/off-current ratios of 1×10^7 exceeding previously reported values by several orders of magnitude. We explain the improved device characteristics by a combination of effects, in particular graphene–substrate interactions, hydrogen doping and Schottky-barrier effects at the S/D contacts as well. The transfer characteristic is consistent with the output characteristic, displaying a clear unipolar p-type device behavior. With this novel fabrication method hundreds of large scale BiLGFETs are realized simultaneously on one 2" wafer by in-situ CCVD grown BiLG in a silicon CMOS compatible process.

Acknowledgments

This research is part of the ELOGRAPH project within the ESF EuroGRAPHENE EUROCORES programme.

References

- [1] A.K. Geim, K.S. Novoselov, Nature Materials 6 (2007) 183-191.
- [2] M.C. Lemme, Solid State Phenomena 156-158 (2010) 499-509.
- [3] H. Wang, Y. Wu, C. Cong, J. Shang, T. Yu, ACS Nano 4 (2010) 7221–7228.
- [4] L.G. De Arco, Y. Zhang, A. Kumar, C. Zhou, IEEE Transaction on Nanotechnology 8 (2009) 135–138.
- [5] K.S. Kim, et al., Nature 457 (2009) 706-710.
- 6] A. Reina, et al., Nano Letters 9 (2009) 30–35
- [7] Y. Wang, et al., IEEE Transaction of Electron Devices 57 (2010) 3472-3476.
- [8] W.A. de Heer, et al., Solid State Communications 143 (2007) 92-100.
- [9] P.J. Ginsel, F. Wessely, E. Birinci, U. Schwalke, IEEE DTIS Transactions, (2011).
- [10] A.C. Ferrari, et al., Physical Review Letters 97 (2006) 187401.
- [11] I. Calizo, W. Bao, F. Miao, C. Ning Lau, A.A. Balandin, Applied Physics Letters 91 (2007) 201904.
- [12] Y.Y. Wang, et al., Journal of Physical Chemistry C 112 (2008) 10637-10640.
- [13] F. Schwierz, Nature Nanotechnology 5 (2010) 487–496.
- [14] W. Wua, et al., Sensors and Actuators B 150 (2010) 296–300.[15] A.Y. Goharrizi, M. Pourfath, M. Fathipour, H. Kosina, EuroSimE (2011).
- [16] K.F. Mak, C.H. Lui, J. Shan, T.F. Heinz, Physical Review Letters 102 (2009) 256405.
- [17] Y. Zhang, et al., Nature Letters 459 (2009) 820-823.
- [18] F. Xia, D.B. Farmer, Y.-M. Lin, P. Avouris, Nano Letters 10 (2010) 715–718.
- [19] S.Y. Zhou, et al., Nature Materials 6 (2007) 770-775.
- [20] R. Balog, et al., Nature Materials 9 (2010) 315-319.
- [21] R.R. Radzouk, B.E. Deal, Journal of the Electrochemical Society: Solid-State Science and Technology 1 26 (1979) 1573–1581.
- [22] H.E. Romero, et al., ACS Nano 2 (2008) 2037–2044.
- [23] Y. Ming, J. Appenzeller, J. Knoch, P. Avouris, IEEE Transactions on Nanotechnology 4 (2005) 481–488.
- [24] V. Derycke, R. Martel, J. Appenzeller, Ph. Avouris, Applied Physics Letters 80 (2002) 2773–2775.