

## HYDROSILANE-FREE LOW-COST APCVD OF $\text{SiO}_2$ FILMS FOR CRYSTALLINE SI SOLAR CELL APPLICATIONS

H. Nagel<sup>1</sup>, E. Issa<sup>1</sup>, T. Nagel<sup>2</sup>, M. Glatthaar<sup>1</sup> and S. W. Glunz<sup>1</sup>

<sup>1</sup>Fraunhofer Institute for Solar Energy Systems ISE, Heidenhofstr. 2, 79110 Freiburg, Germany

<sup>2</sup>Freiburg Seminar, Oltmannsstraße 22, 79100 Freiburg, Germany

Author for correspondence: Henning Nagel, henning.nagel@ise.fraunhofer.de

**ABSTRACT:** A  $\text{SiH}_4$ -free atmospheric pressure chemical vapor deposition (APCVD) technique was developed that provides a simple, flexible and cost-effective approach for the preparation of  $\text{SiO}_2$  coatings at room temperature. Microscopic investigations revealed that the deposited films are smooth and dense. No pinholes in the  $\text{SiO}_2$  coatings or gaps between the  $\text{SiO}_2$  and the substrate were found. On 6 inch Si wafers, the obtained  $\text{SiO}_2$  thickness variation was  $\pm 10\%$ . After densification at  $400^\circ\text{C}$  for a few minutes the layers are well suited for protective coatings in various applications. We successfully demonstrated i) single-side texturing of monocrystalline Si wafers and ii) elimination of parasitic metal deposition during electroplating of crystalline Si solar cells' front side metallization.

**Keywords:**  $\text{SiO}_2$ , Atmospheric Pressure Chemical Vapor Deposition, Protective Coating


### 1 INTRODUCTION

There are several well-known techniques for the deposition of  $\text{SiO}_2$  films like low-pressure chemical vapour deposition (LPCVD), plasma-enhanced chemical vapour deposition (PECVD), atomic layer deposition (ALD), spray pyrolysis (SP), sol-gel deposition (SGD) and atmospheric pressure chemical vapour deposition (APCVD). Probably the most widespread technique is PECVD. However, at low substrate temperature the  $\text{SiO}_2$  films prepared this way tend to be porous [1]. They can be employed as optical coatings on glass because of their low refractive index, but often dense  $\text{SiO}_2$  films and hence high deposition temperatures are desired, e. g. if protective coatings are needed. Apart from the high deposition temperature another cost driver for the equipment price is the vacuum system. SP, SGD and APCVD operate at atmospheric pressure and hence are favourable when it comes to costs. Among those APCVD has the advantage of using gases as precursors in contrast to liquids. Hence, crack-free dense films with good step coverage can readily be obtained. Common APCVD of  $\text{SiO}_2$  utilizes the reactants hydrosilane ( $\text{SiH}_4$ ) and dinitrogenmonoxide ( $\text{N}_2\text{O}$ ) at deposition temperatures between  $250^\circ\text{C}$  and  $400^\circ\text{C}$  [2]. Because  $\text{SiH}_4$  immediately catches fire when it comes into contact with air special precautions are required. In our newly developed setup we utilize a  $\text{SiH}_4$ -free  $\text{SiO}_2$  APCVD technique that operates at room temperature. By subsequent annealing of the films at temperatures up to  $400^\circ\text{C}$  for a few minutes their etch rate is minimized, making them well suited for protective coatings in various applications. In this work we demonstrate single-side alkaline texturing of monocrystalline Si wafers and reduction of parasitic metal deposition during electroplating of crystalline Si solar cells' front side metallization.

### 2 EXPERIMENTAL

The low process temperature allows for manu-

facturing the deposition equipment completely from plastic. This has the additional advantage of easy elimination of possible metal contamination. We utilized fused deposition modeling so that the device can flexibly be adapted to e. g. different wafer sizes. The thermoplastic material used in the 3D printing process was polylactic acid. Our present setup is a single wafer reactor suitable for 6 inch wafers. The reactive gases are mixed in a chamber and form  $\text{SiO}_2$  films on the substrate, see Figure 1. The ratio of the  $\text{SiO}_2$  layer thickness on the front side to that on the back side can be adjusted by varying the distance between the wafer and the base plate of the deposition chamber. In the applications investigated in this work the wafers and cells were positioned directly on the base plate (label 4 in Fig. 1) in order to ensure single-side  $\text{SiO}_2$  coating. In a possible inline deposition system, the cells could be placed on a gas-tight conveyor belt.



**Fig. 1:** Schematic cross-section drawing of the lab-type  $\text{SiO}_2$  APCVD setup. 1) Inlet of gas 1, 2) inlet of gas 2, 3) exhaust, 4) wafer position for deposition on the upper wafer side only, 5) wafer position for simultaneous deposition on upper and lower wafer side.

The deposition rate is set by changing the gas flow rates. Values from 15 to  $245\text{ nm/min}$  were obtained. The gas consumption per  $\text{SiO}_2$  thickness depends on the gas composition. Using optimized parameters for our laboratory setup, the cost of gases was approximately 1 \$Cent per 100 nm thick  $\text{SiO}_2$  layer on a  $245.7\text{ cm}^2$  Si wafer.

In our first application, one-sided alkaline texturing, we coated shiny etched 6 inch CZ Si wafers on one side with about 120 nm SiO<sub>2</sub> in 1 min at room temperature. The wafers were then annealed for 1 min on a hotplate at 400 °C to densify the SiO<sub>2</sub>. Finally, the wafers were immersed in an aqueous texturing solution containing 1.5 wt% NaOH and a texture additive for 6 min at 80 °C.


Our second application is the elimination of parasitic plating during electrochemical deposition of the front side metallization on Si solar cells. We used alkaline textured *p*-type passivated emitter and rear contacted (PERC) CZ Si solar cells with screen-printed full-area Al backside metallization and Si<sub>x</sub>N<sub>y</sub> antireflection coating (ARC) on the front. SiO<sub>2</sub> with a thickness of about 90 nm was deposited on the Si<sub>x</sub>N<sub>y</sub> ARC and annealed at 400 °C for 10 min. In order to clearly recognize the effect of the SiO<sub>2</sub>, it was deposited locally with a shadow mask. On the front side, a 5 busbars and 110 fingers contact grid layout was laser ablated, the cells were immersed in 1.5 wt% HF for 20 s and galvanized with a Ni/Cu/Ag metal stack.

The uniformity of the thickness of the deposited SiO<sub>2</sub> layers was measured on shiny etched wafers by ellipsometry. Furthermore, the microstructure of the layers was examined in a secondary electron microscope (SEM) and the performance of the alkaline texture was characterised by hemispherical reflectance measurements using an integrating sphere.

### 3 RESULTS AND DISCUSSION


#### 3.1 SiO<sub>2</sub> thickness uniformity, refractive index and microstructure

Fig. 2 shows photos of both sides of a shiny-etched 6 inch CZ Si wafer after APCVD of SiO<sub>2</sub>. The wafer was placed on the base plate of the APCVD device during deposition to minimize the SiO<sub>2</sub> layer thickness on the backside. This position has the label 4 in Fig. 1. The numbers in Fig. 2 indicate the thickness of the SiO<sub>2</sub> layer, measured by ellipsometry at the respective position on the photos. The thickness uniformity obtained is  $89 \pm 7$  nm on the front side, corresponding to a relative variation of  $\pm 8$  %. The SiO<sub>2</sub> thickness on the rear side reaches a maximum value of 5 nm at one edge of the wafer. At this point, the wafer stood slightly away from the base plate of the device.




**Fig. 2:** Photos of a smooth 6 inch CZ Si wafer after APCVD of SiO<sub>2</sub> at room temperature showing the film thickness in nm measured by ellipsometry. **Left:** Upper wafer side. **Right:** Lower wafer side that was positioned on the base plate of the deposition chamber. Note that the horizontal lines visible in the photos are reflections of saw marks on the wafers and are not correlated with the APCVD process.

Fig. 3 depicts photos of a shiny-etched CZ Si wafer which was in the upper position with the label 5 in Fig. 1 during SiO<sub>2</sub> deposition. The distance between wafer and base plate was 55 mm. The wafer was only held locally at the edge in order to obtain a uniform SiO<sub>2</sub> layer on the lower side as well. The measured SiO<sub>2</sub> thickness variation is  $86 \pm 9$  nm on the upper and  $54 \pm 3$  nm on the lower wafer side, which corresponds to relative values of  $\pm 10$  % and  $\pm 6$  %, respectively. The two-sided deposition mode can be used, for example, when insulating plating masks are required on both sides of the wafer.




**Fig. 3:** Photos and SiO<sub>2</sub> thickness map of the upper side (left) and lower side (right) of a smooth 6 inch CZ Si wafer. The wafer was placed during APCVD of SiO<sub>2</sub> at a distance of 55 mm from the bottom plate.

A comparison between the refractive index of as deposited APCVD SiO<sub>2</sub> and that of thermal SiO<sub>2</sub>, measured by ellipsometry in the wavelength range from 300 to 1000 nm, is shown in Fig. 4. It can be seen from the figure, that the refractive index of APCVD SiO<sub>2</sub> in the entire wavelength range is 0.02 lower than that of thermal SiO<sub>2</sub>. This can be explained by the assumption of a slightly lower density of the APCVD SiO<sub>2</sub> layer.



**Fig. 4:** Measured refractive index of APCVD SiO<sub>2</sub> and thermal SiO<sub>2</sub> as a function of wavelength.

In order to investigate the microstructure of the APCVD SiO<sub>2</sub> films, very thick layers were deposited on polished FZ Si. Cross sections were prepared by ion milling and examined in a SEM. The obtained images are depicted in Fig. 5. Both the 575 nm and the 764 nm thick SiO<sub>2</sub> film are dense and smooth. No cavities were found in the films and no gaps between SiO<sub>2</sub> coating and Si substrate.



**Fig. 5:** SEM images taken of cross sections of thick APCVD SiO<sub>2</sub> films deposited on polished FZ Si wafers.


### 3.2 APCVD SiO<sub>2</sub> as etching barrier

The thickness uniformity demonstrated above allows us to apply the SiO<sub>2</sub> layers on 6 inch wafers without restrictions. In preliminary tests, we found that SiO<sub>2</sub> layers densified at 400 °C for 1 min withstand the alkaline texturing solution for more than 6 min if the SiO<sub>2</sub> films are thicker than about 80 nm. To ensure good process reliability, we regularly apply 120 nm thick layers in 1 min. Photos of both sides of a 6 inch CZ Si wafer after texturing and subsequent etching the SiO<sub>2</sub> layer in 20 wt% HF in 30 s are shown in Fig. 6. It can be seen that a uniform surface texture was formed on the uncoated front side. A thin SiO<sub>2</sub> layer like the one shown in Fig. 2 on the right, which is unintentionally deposited on the underside of the wafer, has no negative effect on texturing as it is easy to etch off. The other side of the wafer, which was protected by a 120 nm thick SiO<sub>2</sub> layer, is smooth as intended. By inspection with an optical microscope we did not find any local texture there. Hence, we conclude that the SiO<sub>2</sub> films can be deposited on large area without pinholes.



**Fig. 6:** Photos of the front (left) and the rear sides (right) of a 6 inch CZ Si wafer after alkaline texturing. The rear side was protected by an APCVD SiO<sub>2</sub> layer, which was subsequently etched in HF.


Fig. 7 shows SEM images of both sides of a FZ Si wafer after the one-sided texturing process as described before. In accordance with the above results we found uniformly distributed random pyramids on the textured side and no traces of etching attack on the other side.



**Fig. 7:** SEM images of the front (top) and rear (bottom) of a one-side textured FZ Si wafer using an APCVD SiO<sub>2</sub> etching barrier.

Because the optical properties are rather sensitive to the surface morphology we measured the hemispherical reflectance of the textured and the smooth surface of the FZ Si wafer shown in Fig. 7. The obtained curves are plotted in Fig. 8. Please note that the SiO<sub>2</sub> layer is still on the smooth back, i. e. it was not etched by HF after alkaline texturing.

The measured reflectance of the textured surface is compared to the one of a reference wafer that was texture etched without SiO<sub>2</sub> coating on the rear. The figure shows that the curves are almost identical. When it comes to the smooth surface of the one-sided textured wafer we compare the measured reflectance with the one calculated by the transfer-matrix algorithm [3] assuming 84 nm thick thermal oxide grown on flat crystalline Si. The curves are the same within the measurement error. Again we can conclude that the APCVD SiO<sub>2</sub> layer was deposited without pinholes and is a stable etching barrier against the alkaline texturing solution.




**Fig. 8:** Hemispherical reflectance measured on both sides of the one-sided textured FZ Si wafer depicted in Fig. 7 in comparison to reference values. Note that there was an approximately 84 nm thick SiO<sub>2</sub> layer on the smooth rear side.

### 3.3 APCVD SiO<sub>2</sub> as electrically insulating layer

Ni/Cu/Ag plating of the front side grid on c-Si solar cells significantly reduces the Ag consumption compared to screen-printing and provides very low contact resistance to low-doped emitters. Due to the potential cost reduction and efficiency increase plating is very attractive for solar cell production. Sometimes, however, the Si<sub>x</sub>N<sub>y</sub> antireflection coating on the cells is not well suited as a plating mask. The reasons for this are i) pinholes in the Si<sub>x</sub>N<sub>y</sub> which are formed from particles that detach from the deposition chamber and fall onto the cells, ii) microscopically small blisters in the Si<sub>x</sub>N<sub>y</sub> which can occur during sintering of the screen-printed rear contact or iii) scratches due to handling. In these cases, parasitic plating takes place outside the laser-ablated contact grid, so that the yield in solar cell production decreases.

In order to offer a cost-effective technical solution, we applied 90 nm thick SiO<sub>2</sub> on top of the Si<sub>x</sub>N<sub>y</sub> ARC by APCVD and densified the layer for 10 min at 400 °C right before laser ablation of the contact grid layout. Fig 9 is a photo of a part of a solar cell after Ni/Cu/Ag plating on which the SiO<sub>2</sub> had been deposited locally. It is clearly visible that the area with the Si<sub>x</sub>N<sub>y</sub> antireflection coating only reveals massive parasitic plating in between the finger lines. In contrast, the additional SiO<sub>2</sub> coated area of the cell has virtually no parasitic plating.



**Fig. 9:** Photo of a part of an alkaline textured CZ PERC Si solar cell after plating of the front side metallization.

It is interesting to note that in the illuminated *IV* measurement the APCVD SiO<sub>2</sub> acts as a second antireflection coating. Hence, the short circuit current density increases. After module integration with ethylene vinyl acetate or polyolefin encapsulation material, however, this optical effect is eliminated because the refractive indices of the encapsulation materials are similar to that of SiO<sub>2</sub>.

## 4 SUMMARY AND CONCLUSION

SiH<sub>4</sub>-free APCVD of SiO<sub>2</sub> at room temperature provides dense, smooth and uniform conformal coatings without pinholes on large surfaces. High deposition rates of up to 245 nm/min have been achieved. After densification at a temperature of 400 °C for up to 10 min, the coatings act as an efficient etching barrier against alkaline texturing solution and as insulating layer against parasitic plating in the electrochemical metallization process of c-Si solar cells. The successful application as plating mask on transparent conducting oxide coated Si heterojunction solar cells is demonstrated in [4].

Since the developed APCVD system operates at room temperature and can be made from plastic, the investment costs are low. In addition, the operating costs are relatively low when you consider that the cost of gases is about 1 \$Cent per 100 nm thick SiO<sub>2</sub> layer on a 245.7 cm<sup>2</sup> large Si wafer in the laboratory system.

## ACKNOWLEDGEMENT

The authors thank all colleagues at Fraunhofer ISE who have contributed to this work. E. Issa was supported by the German Academic Exchange Service DAAD as part of the program 'LFS'.

## 5 REFERENCES

- [1] H. Nagel, A. Metz and R. Hezel, 'Porous SiO<sub>2</sub> Films Prepared by Remote Plasma-Enhanced Chemical Vapour Deposition - a Novel Antireflection Coating Technology for Photovoltaic Modules', *Solar Energy Materials & Solar Cells* 65 (2001) 71 – 77.
- [2] S. Sivothythaman, P. De Schepper, W. Laureys, Johan F. Nijs and Robert P. Mertens, 'Improving Low-Temperature APCVD SiO<sub>2</sub> Passivation by Rapid Thermal Annealing for Si Devices', *IEEE Electron Device Letters* 19 (1998), 505 – 507.
- [3] M. Born and E. Wolf, 'Principles of Optics: Electromagnetic Theory of Propagation, Interference and Diffraction of Light', Oxford, Pergamon Press, 1964.
- [4] E. Issa, H. Nagel, L. Guzik, H. Javanbakht, E. Coron, E. Rädlein, M. Glatthaar and S. W. Glunz, 'Plated Front Side Metallization on Transparent Conducting Oxide Utilizing Low-Cost APCVD SiO<sub>2</sub> Insulating Layer', this conference.