## IISB

FRAUNHOFER INSTITUTE FOR INTEGRATED SYSTEMS AND DEVICE TECHNOLOGY IISB



International Conference on Silicon Carbide & Related Materials, September 29<sup>nd</sup> - October 04<sup>th</sup> 2019, Kyoto, Japan

# Influence of Aluminum Compensation Effects in 4H-SiC on the Performance of VDMOS Transistors

Holger Schlichting 1, a, Matthias Kocher 1, b, Julietta Weiße 2, c, Tobias Erlbacher 1, 2, d, Anton J. Bauer 1, e

<sup>1</sup> Fraunhofer Institute for Integrated Systems and Device Technology (IISB), 91058 Erlangen, Germany

<sup>2</sup> Chair of Electron Devices, University Erlangen-Nuremberg, 91058 Erlangen, Germany

<sup>a</sup> holger.schlichting@iisb.fraunhofer.de, <sup>b</sup> matthias.kocher@iisb.fraunhofer.de, <sup>c</sup> julietta.weisse@leb.eei.uni-erlangen.de,

<sup>d</sup> tobias.erlbacher@leb.eei.uni-erlangen.de, <sup>e</sup> anton.bauer@iisb.fraunhofer.de

#### Al Compensation Effects in 4H-SiC


- Compensation of free charge carriers in Al implanted areas in SiC is a long known phenomena
- It may be dependent on implantation and annealing process as well as Al concentration [1, 2]
- This compensation effects can influence electrical characteristics like the sheet resistance of implanted layers [3]
- Here, the influence of compensation on electrical characteristics of SiC MOSFETs have been determined by adjustment of simulations to measurements

## **Experimental Setup**

- Lateral and vertical MOSFET were fabricated on n-doped 4H-SiC Epilayer
- Implantation of N and AI (RT), post implant HT annealing @ 1700° C for 30 minutes (in Ar atmosphere)
- Gate oxidation in O<sub>2</sub> atmosphere (@1300° C) with post treatment in N<sub>2</sub> and NO (@1300° C) resulting in 51 nm gate oxide
- Measurement of transfer characteristic of lateral MOSFET and blocking characteristic of vertical MOSFET
- Comparison of simulation to measured characteristics

#### **Simulation**

- "Synopsis Sentaurus TCAD" was used as a simulation tool, device structure was implemented with structure editor ("SDE") including implantation profiles created by process simulation (Fig.1)
- In addition, similar shaped, calculated N-profiles have been added to the structure to account for donor like compensation centers N<sub>comp,D</sub> in the Al-doped regions (Fig. 2)
- Transfer and Blocking characteristics were simulated with device simulation ("sDevice")






- Physical properties at the SiO<sub>2</sub>/SiC interface have to be taken into account for simulation of transfer characteristic (mobility degradation, interface states etc.) in the default simulation:
- Distribution of **D**<sub>it</sub> have been implemented via a Gaussian distribution suggested by Hauk et al [4] and fitted to values evaluated by CV-measurement
- Fixed oxide charge 8 · 10<sup>11</sup> cm<sup>-3</sup> and donor concentration at the interface have been added (evaluated by CV-measurement)
- Different N-profiles were added to account for donor-like compensation centers N<sub>comp,D</sub>
- Simulated characteristics for different compensation factors and a measured one for comparison are shown in Fig. 3
- Best fit found at compensation values between 80 % and 90 %
- It has been suggested that this shift comes from the presence of positive fixed charges at the SiO<sub>2</sub>/SiC interface or by the presence of donor states located energetically close to the conduction band of SiC within the first 2 nm below the SiC-surface [5], in addition, it is proposed, that compensation effects have to be taken into account to achieve correct simulation results
- When gate voltage is applied, the depletion layer, in which drain source current flows, can reach deeper regions (where the influence of defects in the bulk SiC material, that act as charge carrier traps and extend the depletion layer, is stronger)

## **Blocking Characteristic**

- Measured VDMOS blocking characteristic and associated simulation curves with different factors for compensation is depicted in Fig. 4
- In the default simulation, breakdown voltage is significantly higher than in the measured device
- Rapid increase of current can be explained by reach through effect [6]:
   the depletion region reaches through the p-well region of the VDMOS, before an avalanche breakdown occurs (dependent on the Al doping density in the p-well region as well as spacing of shielding region and n-drift region)
- Best fit of the simulation is achieved at compensation values around 22 %
- Simulation characteristic is improved towards the measured breakdown voltage by 700 V
- Difference in compensation values for transfer and blocking because of different Al concentrations



Voltage [V]

800 1000 1200 1400 1600 1800 2000

Default Simulation

10 % Compensation

Gate Voltage [V]

**Compensation Rate** 

**Default Simulation** 

- - 40% Compensation

20% Compensation

60% Compensation

80% Compensation

- 90% Compensation

From Measurement

10<sup>-9</sup>

Current [A]

Fig. 3


Fig. 4

## **Comparison to Previous Results**

- The compensation factors found in this work match the values for compensation found by Weisse et al (Fig. 5) [2]
- Compared model takes different defect centers within the band gap into account to fit the neutrality equation and shows good agreement with hall-measurement over a wide range of temperatures [2]
- For the transfer characteristic, a lower N<sub>comp,D</sub> value would be expected, compared to the value determined at 10<sup>17</sup> cm<sup>-3</sup> from Weisse et al [2]
- This can be explained by the uncertainty of the exact properties of the N distribution at the SiC/SiO<sub>2</sub> interface that, in the simulation, can shift the transfer characteristic in a similar manner like N<sub>comp,D</sub> in the bulk SiC



- The found compensation values were approx. 80 % in the surface near channel region with AI concentration of 1.5 · 10<sup>17</sup> cm<sup>-3</sup>
- Compensation of approx. 23 % in the deeper implanted shielding region (Al peak at 7.5 · 10<sup>17</sup> cm<sup>-3</sup>)
- The simulation results for blocking- and transfer-characteristic of 4H-SiC VDMOS can be significantly improved



# References

- [1] M. Rambach et al, Phys.Stat.Sol.(b) 245, No. 7, pp. 1315-1326, 2008.
- [2] J. Weisse et al, Mat. Sci. F., 1662-9752, Vol.963, pp 433-436, 2018.
- [3] M. Kocher et al, Mat. Sci. F., Vol. 963, pp. 445-448, 2019.
- [4] M. Hauck et al, Communications Physics, Volume 2, Article number: 5, 2019.
- [5] V. Uhnevionak, Doctoral Thesis, "Simulation and Modeling of Silicon Carbide Devices", urn:nbn:de:bvb:29-opus4-61975, 2015.
- [6] L. Zhao et al, DOI 10.1109/piers.2017.8262041, Prog. Electromag. Res. Symp., Spring (PIERS), St Petersburg, 2017.