Hier finden Sie wissenschaftliche Publikationen aus den Fraunhofer-Instituten.

Accelerated logic simulation by using prototype boards

: Haufe, J.; Schwarz, P.; Berndt, T.; Große, J.

European Design Automation Association -EDAA-; IEEE Computer Society, Technical Committee on Test Technology; Electronic Design Automation Consortium -EDAC-:
Design, automation and test in Europe 1998. Proceedings
Los Alamitos: IEEE Computer Society, 1998
ISBN: 0-8186-8359-7
ISBN: 0-8186-8361-9
Design, Automation and Test in Europe Conference (DATE) <1998, Paris>
Fraunhofer IIS A ( IIS) ()

Simulation plays the most important role for the verification of digital circuits. Designers demand more and more speed for their simulation processes. Therefore, we have worked out an approach to accelerate logic simulation by using prototype boards. We developed a novel simulator/hardware interface to achieve a significant speed-up. A speed-up of about 100 was obtained in several cases. The benefits and limits of our technique are explained.