Options
1993
Conference Paper
Titel
7.5 Gb/s monolithically integrated clock recovery using PLL and 0.3 mym gate length quantum well HEMTs
Alternative
7.5 Gb/s monolithisch integrierte Schaltung zur Taktrückgewinnung mit der PLL-Technik und Quantum-Well-HEMTs der Gatelänge von 0.3 mym
Abstract
A monolithically integrated clock recovery (CR) circuit making use of the phase-locked loop (PLL) circuit technique and enhancement/depletion AlGaAs/GaAs quantum well high electron mobility transistors (QW-HEMTs) with gate lengths of 0.3 mym has been realized. A novel preprocessing circuit was used. In the PLL a fully-balanced varactorless VCO has been introduced. The VCO has a centre oscillating frequency of about 7.5 GHz and a tuning range greater than 500 MHz. A satisfactory clock signal has been obtained at the bit rate of about 7.5 Gb/s. The power consumption is less than 200 mW at the supply voltage of -5 V.
Author(s)