Options
Title
HOCHSPANNUNGSTRANSISTOR-ANORDNUNG IN CMOS-TECHNOLOGIE
Date Issued
1990
Author(s)
Zimmer, Günter
Roth, Walter
Seliger, Siegfried
Winter, Rudi de
Patent No
1988-3843644
Abstract
The description refers to a high-voltage transistor arrangement in CMOS technology. In order to reach a dielectric strength in excess of 20 volts, DMOS (double diffused MOS) technology is used in known high-voltage transistor arrangements in which both source and drain zones aer surrounded by drift zones by means of a two-stage diffusion of doping atoms. This technology requires a production process with additional process steps. In the arrangement according to the invention, only the drain zone is surrounded by a drift zone, whereas the source zone is embedded directly in the semiconductor substrate. This permits the manufacture of the arrangement with the exclusive use of process steps taken from standard CMOS technology and no additional process steps. The high-voltage transistor arrangement according to the invention, having a dielectric strength in excess of 50 volts and, in special versions, in excess of 100 volts, is specially designed for use in automobile engineering and indus trial plants.
Language
de
Patenprio
DE 1988-3843644 A: 19881223