Fraunhofer-Gesellschaft

Publica

Hier finden Sie wissenschaftliche Publikationen aus den Fraunhofer-Instituten.

Channel Characterization for Chip-scale Wireless Communications within Computing Packages

 
: Timoneda, X.; Cabellos-Aparicio, A.; Manessis, D.; Alarcon, E.; Abadal, S.

:

Lu, Z. ; Institute of Electrical and Electronics Engineers -IEEE-; Association for Computing Machinery -ACM-:
Twelfth IEEE/ACM International Symposium on Networks-on-Chip, NOCS 2018 : Torino, Italy, 4 - 5 October 2018
Piscataway, NJ: IEEE, 2018
ISBN: 978-1-5386-4893-3
ISBN: 978-1-5386-4894-0
S.129-136
International Symposium on Networks-on-Chip (NOCS) <12, 2018, Torino>
Englisch
Konferenzbeitrag
Fraunhofer IZM ()

Abstract
Wireless Network-on-Chip (WNoC) appears as a promising alternative to conventional interconnect fabrics for chip-scale communications. WNoC takes advantage of an overlaid network composed by a set of millimeter-wave antennas to reduce latency and increase throughput in the communication between cores. Similarly, wireless inter-chip communication has been also proposed to improve the information transfer between processors, memory, and accelerators in multi-chip settings. However, the wireless channel remains largely unknown in both scenarios, especially in the presence of realistic chip packages. This work addresses the issue by accurately modeling flip-chip packages and investigating the propagation both its interior and its surroundings. Through parametric studies, package configurations that minimize path loss are obtained and the trade-offs observed when applying such optimizations are discussed. Single-chip and multi-chip architectures are compared in terms of the path loss exponent, confirming that the amount of bulk silicon found in the pathway between transmitter and receiver is the main determinant of losses.

: http://publica.fraunhofer.de/dokumente/N-581574.html