Hier finden Sie wissenschaftliche Publikationen aus den Fraunhofer-Instituten.

Formalizing TLM with communicating state machines

: Niemann, B.; Haubelt, C.

European Electronic Chips & Systems design Initiative -ECSI-, Gieres; TU Darmstadt:
Ninth International Forum on Specification and Design Languages. FDL 2006. Proceedings : Darmstadt University Germany, September 19-22, 2006
Gieres: ECSI, 2006
Forum on Specification & Design Languages (FDL) <9, 2006, Darmstadt>
Fraunhofer IIS ()

Transaction Level Models are widely being used as high-level reference models during embedded systems development. High simulation speed and great modeling flexibility are the main reasons for the success of TLMs. While modeling flexibility is desirable for the TLM designer, it generates problems during analysis and verification of the model. In this paper we formalize the notion of Transaction Level Models by introducing a set of rules that allow the transformation of TLMs to a set of communicating state machines. SystemC being the most popular TLM language, we additionally present a finite state model of the SystemC scheduler. Finally, we demonstrate that using our modeling approach, a standard model checker can be employed to formally prove properties on the finite state model.