Hier finden Sie wissenschaftliche Publikationen aus den Fraunhofer-Instituten.

Fuzzy-glitch: A practical ring oscillator based clock glitch attack

: Obermaier, J.; Specht, R.; Sigl, G.


Pinker, J. ; Institute of Electrical and Electronics Engineers -IEEE-; Institute of Electrical and Electronics Engineers -IEEE-, Czechoslovakia Section; IEEE Industrial Electronics Society:
22nd International Conference on Applied Electronics, AE 2017 : Pilsen, 5-6 September 2017
Piscataway, NJ: IEEE, 2017
ISBN: 978-80-261-0642-5
ISBN: 978-80-261-0641-8
ISBN: 978-1-5090-5622-4
International Conference on Applied Electronics (AE) <22, 2017, Pilsen>
Fraunhofer AISEC ()

Clock glitches are useful in hardware security applications, where systems are tested for vulnerabilities emerging from fault attacks. Usually a precisely timed and controlled glitch signal is employed. However, this requires complex generators and deep knowledge about the system under attack. Therefore we present a novel approach on clock glitch fault attacks that replaces the single precise glitch by a fuzzy glitch signal. We propose a compact FPGA design for fuzzy clock glitch generation, that is based on mixing two adjustable ring oscillators of different frequencies. The combination of these oscillators creates a glitch containing random and high frequency signal components. We show on the basis of a practical implementation on a Spartan-3E, that the proposed method is able to generate the desired fuzzy clock glitch. We verified experimentally, that the fuzzy clock glitch succeeds in error injection on an STM32F030, an ARM CORTEX-M0 based microcontroller. Our results demonstrate that the fuzzy glitch is an adequate solution for fault injection.