Hier finden Sie wissenschaftliche Publikationen aus den Fraunhofer-Instituten.

A security aware routing approach for NoC-based MPSoCs

: Fernandes, R.; Marcon, C.; Cataldo, R.; Silveira, J.; Sigl, G.; Sepulveda, J.


Institute of Electrical and Electronics Engineers -IEEE-; Association for Computing Machinery -ACM-, Special Interest Group on Design Automation -SIGDA-; Sociedade Brasileira de Computacao:
SBCCI 2016, 29th Symposium on Integrated Circuits and Systems Design : CHIP on the Mountains; Belo Horizonte, Minas Gerais, Brazil, August 29 to September 3, 2016; Proceedings
Piscataway, NJ: IEEE, 2016
ISBN: 978-1-5090-2736-1
ISBN: 978-1-5090-2737-8
Symposium on Integrated Circuits and Systems Design (SBCCI) <29, 2016, Belo Horizonte>
Fraunhofer AISEC ()

Malicious applications target Multi-Processors System-on-Chip (MPSoCs) to capture sensitive information or disrupt normal operation; therefore, security is now a design requirement for MPSoC design. Network-on-Chip (NoC) is a key communication structure to aid in the overall MPSoC protection. Firewall-based NoC protection allows data exchange monitoring and controlling according to the MPSoC security policy. Secure NoCs enable to detect and prevent a broad range of software-based attacks. However, complex security policies may turn firewalls costly. This paper proposes a protection technique based on the NoC routing algorithm. By manipulating the routing of packets, security zones can be built. Our routing algorithm prioritizes communication among paths deemed secure while guaranteeing deadlock freedom. We evaluate the scalability of the proposed technique using synthetic and real application scenarios, as well as the security of the proposed technique.