Hier finden Sie wissenschaftliche Publikationen aus den Fraunhofer-Instituten.

An area-optimized serial implementation of ICEPOLE authenticated encryption schemes

: Tempelmeier, M.; Santis, F. de; Kaps, J.-P.; Sigl, G.


Institute of Electrical and Electronics Engineers -IEEE-:
IEEE International Symposium on Hardware Oriented Security and Trust, HOST 2016. Proceedings : 3-5 May 2016, The Ritz-Carlton, McLean, VA, USA
Piscataway, NJ: IEEE, 2016
ISBN: 978-1-4673-8826-9
ISBN: 978-1-4673-8825-2
ISBN: 978-1-4673-8827-6
International Symposium on Hardware-Oriented Security and Trust (HOST) <2016, McLean/Va.>
Fraunhofer AISEC ()

ICEPOLE is a high-speed, hardware-oriented family of authenticated encryption schemes aimed at high-throughput data processing. It is one of the candidates admitted to the second round of the ongoing CAESAR competition for selecting dedicated authenticated encryption schemes. One goal of the second round is the evaluation of hardware implementations. Although ICEPOLE is designed for high-speed applications, the evaluation of both parallel and serialized designs is necessary in order to have a fair comparison with other submitted candidates. In this work, we study and evaluate different hardware design architectures and their trade-offs for area and throughput. In particular, we focus on a compact 20-bit slice-based serial implementation of ICEPOLE. Our implementation is > 85% smaller than the state-of-art 1280-bit fully parallel implementation on low-end, high-end and low-power FPGAs (Xilinx Spartan 3E, Virtex-6 and Artix-7), yet retains considerably high-throughput.