Publica
Hier finden Sie wissenschaftliche Publikationen aus den FraunhoferInstituten. 100166 GHz wide band high speed digital dynamic frequency divider design in 0.13 µm SiGe BiCMOS technology
 Institute of Electrical and Electronics Engineers IEEE: 10th European Microwave Integrated Circuits Conference, EuMIC 2015. Proceedings : EuMW 2015, European Microwave Week, 78 September 2015, Paris, France Piscataway, NJ: IEEE, 2015 ISBN: 9782874870408 ISBN: 9782874870385 S.7376 
 European Microwave Integrated Circuits Conference (EuMIC) <10, 2015, Paris> European Microwave Week (EuMW) <18, 2015, Paris> 

 Englisch 
 Konferenzbeitrag 
 Fraunhofer IAF () 
Abstract
Design of a digital dynamic divider in SiGe bipolar technology is presented in this paper. The proposed digital dynamic frequency divider is based on two latches connected with negative feedback. However, in contrast to the conventional static frequency divider the latching differential pair has been completely omitted to reduce the load for the sensing differential pair to extend the maximum operating frequency. Two versions of dynamic dividers (A and B) are fabricated to validate the concept. The divide ratio for version A is two while that for version B is four. In version B, the divide ratio of four is achieved by cascading a conventional static frequency divider by two in front of version A. The circuits are fabricated in IHP 0.13 μm SiGe BiCMOS technology with ft and fmax of 300 GHz and 500 GHz, respectively. The input referred selfoscillation frequency (SOF) of 149 GHz was measured. With singleended sine wave clock input, both dividers are operational from 100 to 166 GHz. At dual power supply with Vcc = 3 V and Vee = 1.9 V, the version A and B consume 80 mA and 160 mA (without output buffers), respectively.