Fraunhofer-Gesellschaft

Publica

Hier finden Sie wissenschaftliche Publikationen aus den Fraunhofer-Instituten.

Exploiting multicore processors in PLCs using libraries for IEC 61131-3

 
: Specht, Felix; Flatt, Holger; Eickmeyer, Jens; Niggemann, Oliver

:
Preprint urn:nbn:de:0011-n-3643056 (287 KByte PDF)
MD5 Fingerprint: b1f88f7483a2b50bfd6c30a837846124
© IEEE. Personal use of this material is permitted. However, permission to reprint/republish this material for advertising or promotional purposes or for creating new collective works for resale or redistribution to servers or lists, or to reuse any copyrighted component of this work in other works must be obtained from the IEEE.
Erstellt am: 4.11.2015


Institute of Electrical and Electronics Engineers -IEEE-:
20th IEEE Conference on Emerging Technologies and Factory Automation, ETFA 2015. Proceedings : September 8-11, 2015, Luxembourg
Piscataway, NJ: IEEE, 2015
ISBN: 978-1-4673-7929-8
ISBN: 978-1-4673-7930-4
S.166-172
International Conference on Emerging Technologies and Factory Automation (ETFA) <20, 2015, Luxembourg>
Englisch
Konferenzbeitrag, Elektronische Publikation
Fraunhofer IOSB ()

Abstract
This paper presents an approach for exploiting multicore hardware architectures on coding level for the IEC 61131-3. An interface between the IEC 61131-3 code and software of a different programming language outsources the actual parallel workload. For validation purpose, an embedded multicore hardware is used as a controlling device, which executes software for the use case of model based condition monitoring. The case study results show an explicit benefit of the multicore exploiting software in comparison to its singlecore counterpart, which is reflected with a faster processing of up to a factor of 3. Overall, this approach can be used for developing high performance applications or for accelerating existing applications in industry.

: http://publica.fraunhofer.de/dokumente/N-364305.html