Fraunhofer-Gesellschaft

Publica

Hier finden Sie wissenschaftliche Publikationen aus den Fraunhofer-Instituten.

Ablation Free Dicing of 4H-SiC Wafers with Feed Rates up to 200 mm/s by Using Thermal Laser Separation

 
: Lewke, Dirk; Koitzsch, Matthias; Schellenberger, Martin; Pfitzner, Lothar; Ryssel, Heiner; Zühlke, Hans-Ulrich

:
Volltext urn:nbn:de:0011-n-2281103 (1.4 MByte PDF)
MD5 Fingerprint: ecd840ce4f71505b868ea92868aab0d8
Erstellt am: 20.2.2013


Saddow, S.E. ; Materials Research Society -MRS-:
Silicon carbide 2012 - materials, processing and devices : April 9 - 13, 2012, San Francisco, California, USA ; Symposium H, Silicon Carbide - Materials, Processing and Devices ; held at 2012 MRS spring meeting
Warrendale, Pa.: MRS, 2012 (MRS symposium proceedings 1433)
ISBN: 978-1-62748-240-0
S.25-30
Materials Research Society (MRS Spring Meeting) <2012, San Francisco/Calif.>
Symposium H "Silicon Carbide - Materials, Processing and Devices" <2012, San Francisco/Calif.>
Englisch
Konferenzbeitrag, Elektronische Publikation
Fraunhofer IISB ()
laser; chip separation; kerfless; SiC

Abstract
This paper presents Thermal Laser Separation (TLS) as a novel dicing technology for sil-icon carbide (SiC) wafers. Results of this work will play an important role in improving the SiC dicing process regarding throughput and edge quality. TLS process parameters were developed for separating 4H-SiC wafers. Separated SiC dies were analyzed and compared with results pro-duced with current state of the art blade dicing technology. For the first time, fully processed 100 mm 4H-SiC wafers with a thickness of 450 μm, including epi-layer and back side metal lay-ers, could be separated with feed rates up to 200 mm/s. Besides the vastly improved dicing speed, the TLS separation process results in two important features of the separated SiC devices: First, edges are free of chipping and therefor e of higher quality than the edges produced by blade dicing. Second, the TLS process is kerf free, which allows for reducing the necessary dicing street width and hence increasing the number of devices per wafer.

: http://publica.fraunhofer.de/dokumente/N-228110.html