Hier finden Sie wissenschaftliche Publikationen aus den Fraunhofer-Instituten.

Formal Verification of the Quasi-Static Behavior of Mixed-Signal Circuits by Property Checking

: Freibothe, M.; Schönherr, J.; Straube, B.


Electronic notes in theoretical computer science. Online journal 153 (2006), Nr.3 special issue, S.23-35
ISSN: 1571-0661
Fraunhofer IIS ()

This paper proposes a verification flow for mixed-signal circuits. The presented flow is based on 'bounded model checking', a formal verification method. The behavior of the analog parts of a mixed-signal circuit is described with the help of rational numbers within the circuit description and in the properties, respectively. Our implemented Property-Checker checks formal properties for a given mixed-signal circuit design over a finite interval of time. The internal representation of the rational numbers has an almost arbitrary accuracy. By using the presented flow, the quasi-static behavior of a mixed-signal circuit can be exhaustively verified.