Options
2010
Poster
Titel
Trench gate integration into planar technology for reduced on-resistance in LDMOS devices
Titel Supplements
Poster presented at Symposium on Power Semiconductor Devices & ICs 2010, Hiroshima, Japan