Fraunhofer-Gesellschaft

Publica

Hier finden Sie wissenschaftliche Publikationen aus den Fraunhofer-Instituten.

Impact of task distribution, processor configurations and dynamic clock frequency scaling on the power consumption of FPGA-based multiprocessors

 
: Göhringer, D.; Obie, J.; Hübner, M.; Becker, J.

:
Preprint urn:nbn:de:0011-n-1375452 (615 KByte PDF)
MD5 Fingerprint: b0295f7d8b4930df8d2e1d56495a19c2
ahrefhttp://creativecommons.org/licenses/by-nc-nd/3.0/targetblankimgsrc/pub09img/by-nc-nd.pngalt(CC) by-nc-ndborder0//a
Erstellt am: 10.8.2010


Hübner, M.:
5th International Workshop on Reconfigurable Communication-centric Systems on Chip, ReCoSoC 2010. Proceedings : May 17-19, 2010, Karlsruhe, Germany
Karlsruhe: KIT Scientific Publishing, 2010 (KIT Scientific Reports 7551)
ISBN: 978-3-86644-515-4
S.13-20
Reconfigurable Communication-centric Systems-on-Chip Workshop (ReCoSoC) <5, 2010, Karlsruhe>
Englisch
Konferenzbeitrag, Elektronische Publikation
Fraunhofer IOSB ()
power consumption; Multiprocessor System-on-Chip (MPSoC); dynamic frequency scaling; Task Distribution; application partitioning; dynamic and partial reconfiguration; FPGA

Abstract
As only the currently required functionality on a dynamic reconfigurable FPGA-based system is active, a good performance per power ratio can be achieved. To find such a good performance per power ratio for a given application is a difficult task, as it requires not only knowledge of the behavior of the application, but also knowledge of the underlying hardware architecture and its influences on the performance and the static and dynamic power consumption. Is it for example better to use two processors running at half the clock frequency than a single processor? The main contributions of this paper are: the description of a tool flow to measure the power consumption for multiprocessor systems in Xilinx FPGAs, a novel runtime adaptive architecture for analyzing the performance per power tradeoff and for dynamic clock frequency scaling based-on the inter-processor communication. Furthermore, we use three different application scenarios to show the influence of the clock frequency, different processor configurations and different application partitions onto the static and dynamic power consumption as well as onto the overall system performance.

: http://publica.fraunhofer.de/dokumente/N-137545.html