Fraunhofer-Gesellschaft

Publica

Hier finden Sie wissenschaftliche Publikationen aus den Fraunhofer-Instituten.

CAP-OS: Operating system for runtime scheduling, task mapping and resource management on reconfigurable multiprocessor architectures

 
: Göhringer, D.; Hübner, M.; Zeutebouo, E.N.; Becker, J.

:
Postprint urn:nbn:de:0011-n-1342468 (1.1 MByte PDF)
MD5 Fingerprint: b1c4970df5eff6615e6ccfad73e9dd19
© 2010 IEEE. Personal use of this material is permitted. However, permission to reprint/republish this material for advertising or promotional purposes or for creating new collective works for resale or redistribution to servers or lists, or to reuse any copyrighted component of this work in other works must be obtained from the IEEE.
Erstellt am: 25.11.2010


Institute of Electrical and Electronics Engineers -IEEE-; IEEE Computer Society:
IEEE International Symposium on Parallel & Distributed Processing Workshops and Phd Forum, IPDPSW 2010. Vol.1 : Atlanta, Georgia, USA, 19 - 23 April 2010
Piscataway/NJ: IEEE, 2010
ISBN: 978-1-4244-6533-0
ISBN: 978-1-4244-6534-7
ISBN: 1-4244-6533-8
S.162-169
International Parallel and Distributed Processing Symposium (IPDPS) <24, 2010, Atlanta/Ga.>
Reconfigurable Architectures Workshop (RAW) <17, 2010, Atlanta/Ga.>
Englisch
Konferenzbeitrag, Elektronische Publikation
Fraunhofer IOSB ()
operating system; MPSoC; reconfigurable computing; FPGA; scheduling; task mapping

Abstract
Operating systems traditionally handle the task scheduling of one or more application instances on a processor like hardware architecture. Novel runtime adaptive hardware exploits the dynamic reconfiguration on FPGAs, where hardware blocks are generated, started and terminated. This is similar to software tasks in well established operating system approaches. The hardware counterparts to the software tasks have to be transferred to the reconfigurable hardware via a configuration access port. This port enables the allocation of hardware blocks on the FPGA. Current reconfigurable hardware, like e.g. Xilinx Virtex 5 provide two internal configuration access ports (ICAPs), where only one of these ports can be accessed at one point of time. In e.g. a multiprocessor system on an FPGA, it can happen that multiple instances try to access these ports simultaneously. To prevent conflicts, the access to these ports as well as the hardware resource management needs to be controlled by a special purpose operating system running on an embedded processor. This special purpose operating system, called CAPOS (Configuration Access Port-Operating System), which will be presented in this paper, supports the clients using the configuration port with the service of priority-based access scheduling, hardware task mapping and resource management.

: http://publica.fraunhofer.de/dokumente/N-134246.html