Hier finden Sie wissenschaftliche Publikationen aus den Fraunhofer-Instituten.

PICSiP: New system-in-package technology using a high bandwidth photonic interconnection layer for converged microsystems

: Tekin, T.; Töpper, M.; Reichl, H.


Serpenguzel, A. ; Society of Photo-Optical Instrumentation Engineers -SPIE-, Bellingham/Wash.:
Photonic Materials, Devices, and Applications III : Dresden, Germany, May 4th, 2009
Bellingham, WA: SPIE, 2009 (Proceedings of SPIE 7366)
ISBN: 978-0-8194-7640-1
ISBN: 0-8194-7640-4
Paper 736618
Conference "Photonic Materials, Devices, and Applications" <3, 2009, Dresden>
Fraunhofer IZM ()

Technological frontiers between semiconductor technology, packaging, and system design are disappearing. Scaling down geometries alone does not provide improvement of performance, less power, smaller size, and lower cost. It will require "More than Moore" through the tighter integration of system level components at the package level. System-in-Package (SiP) will deliver the efficient use of three dimensions (3D) through innovation in packaging and interconnect technology. A key bottleneck to the implementation of high-performance microelectronic systems, including SiP, is the lack of lowlatency, high-bandwidth, and high density off-chip interconnects. Some of the challenges in achieving high-bandwidth chip-to-chip communication using electrical interconnects include the high losses in the substrate dielectric, reflections and impedance discontinuities, and susceptibility to crosstalk. Obviously, the incentive for the use of photonics to overcome the challenges and leverage low-latency and highbandwidth communication will enable the vision of optical computing within next generation architectures. Supercomputers of today offer sustained performance of more than petaflops, which can be increased by utilizing optical interconnects. Next generation computing architectures are needed with ultra low power consumption; ultra high performance with novel interconnection technologies. In this paper we will discuss a CMOS compatible underlying technology to enable next generation optical computing architectures. By introducing a new optical layer within the 3D SiP, the development of converged microsystems, deployment for next generation optical computing architecture will be leveraged.