• English
  • Deutsch
  • Log In
    Password Login
    Research Outputs
    Fundings & Projects
    Researchers
    Institutes
    Statistics
Repository logo
Fraunhofer-Gesellschaft
  1. Home
  2. Fraunhofer-Gesellschaft
  3. Artikel
  4. A CMOS floating-point vector-arithmetic unit
 
  • Details
  • Full
Options
1994
Journal Article
Title

A CMOS floating-point vector-arithmetic unit

Abstract
This work describes a floating-point arithmetic unit based on the CORDIC algorithm. The unit computes a full set of high level arithmetic and elementary functions: multiplication, division, (co)sine, hyperbolic (co)sine, square root, natural logarithm, inverse (hyperbolic) tangent, vector norm, and phase. The chip has been integrated in 1.6 fm double-metal, n-well CMOS technology and achieves a normalized peak performance of 220 MFLOPS.
Author(s)
Timmermann, D.
Rix, B.
Hahn, H.
Hosticka, B.J.
Journal
IEEE journal of solid-state circuits  
DOI
10.1109/4.284719
Language
English
Fraunhofer-Institut für Mikroelektronische Schaltungen und Systeme IMS  
Keyword(s)
  • algorithm

  • Algorithmus

  • arithmetic

  • Arithmetik

  • CORDIC

  • floating point

  • Gleitkomma

  • Cookie settings
  • Imprint
  • Privacy policy
  • Api
  • Contact
© 2024