Options
1983
Journal Article
Titel
6-Bit 25 MHz NMOS parallel A/D converter
Abstract
A standard silicon gate NMOS enhanced/depletion process with 4 mym minimum channel length has been applied in the design of a 6-bit parallel A/D converter. The chip features a conversion rate of 25 MHz (MSPS), 8x5 MHz analogue input signal bandwidth and small chip size of 4x9 mm2.