• English
  • Deutsch
  • Log In
    Password Login
    Research Outputs
    Fundings & Projects
    Researchers
    Institutes
    Statistics
Repository logo
Fraunhofer-Gesellschaft
  1. Home
  2. Fraunhofer-Gesellschaft
  3. Artikel
  4. High-speed analog CMOS pipeline system
 
  • Details
  • Full
Options
1990
Journal Article
Title

High-speed analog CMOS pipeline system

Abstract
We present a switched-capacitor readout system for high speed analog signals. It consists of a 10 MHz four-channel delay-line chip with 58 samples per channel and a 12 channel buffer chip with a sampling rate of 1 MHz and a depth of nine samples. In addition the buffer chip includes an analog multiplexer with 25 inputs for the buffer channels and for 13 additional unbuffered signals. Both chips have been fabricated in CMOS-technology and will be used for the readout of the ZEUS high resolution calorimeter. The circuit and chip concept will be presented and some design optimizations will be discussed. Measurements from integrated prototypes will be given including some experimental data from irradiated chips.
Author(s)
Caldwell, A.
Hervas, L.
Kötz, U.
Sippach, B.
Hosticka, B.J.
Möschen, J.
Journal
Nuclear instruments and methods in physics research, Section A. Accelerators, spectrometers, detectors and associated equipment  
Conference
European Symposium on Semiconductor Detectors 1989  
Language
English
Fraunhofer-Institut für Mikroelektronische Schaltungen und Systeme IMS  
Keyword(s)
  • analog memory

  • CMOS pipeline

  • data acquisition

  • Cookie settings
  • Imprint
  • Privacy policy
  • Api
  • Contact
© 2024