Fraunhofer-Gesellschaft

Publica

Hier finden Sie wissenschaftliche Publikationen aus den Fraunhofer-Instituten.

Electroless plating on semiconductor wafers

 
: Aschenbrenner, R.; Ostmann, A.; Reischl, H.

Andricacos, P.C. ; Electrochemical Society -ECS-, Dielectric Science and Technology Division:
Symposia on Elecrochchemical Processing in ULSI Fabrication and Interconnect and Contact Metallization: Materials, Processes and Reliability 1998. Proceedings
Pennington, NJ: ECS, 1999 (Electrochemical Society. Proceedings 98-6)
ISBN: 1-566-77200-1
pp.67-71
Symposium on Interconnect and Contact Metallization - Materials, Processes and Reliability <1998, Boston/Mass.>
Symposium on Electrochemical Processing in ULSI Fabrication <1, 1998, San Diego/Calif.>
Electrochemical Society (Meeting) <193, 1998, San Diego/Calif.>
Electrochemical Society (Meeting) <194, 1998, Boston/Mass.>
English
Conference Paper
Fraunhofer IZM ()
batch processing; copper; electroless deposition; flip-chip devices; integrated circuit interconnections; integrated circuit metallisation; integrated circuit packaging; nickel; reaction kinectics; VLSI

Abstract
In this work, we describe the concepts and results of electroless plating techniques on silicon wafers for two different applications: electroless bumping, and electroless plating for VLSI circuits. Flip chip technology requires the formation of bumps on semiconductor devices. Traditional bumping methods need expensive equipment for sputtering, photolithography and electroplating or evaporating. In contrast to the common techniques, the cost for a maskless wet-chemical bumping process is significantly lower. A chemical bumping technology developed and implemented at TUB/IZM is presented. The maskless process is based on electroless nickel deposition. Batches of 25 wafers of 150 mm diameter can be processed in a 30 l tank. The process time is determined by the nickel plating, which has a rate of 20 mu m/hour. The bump uniformity is better than 1 mu m for 20 mu m bumps on 100 mm wafers. For plating of very fine metal patterns such as contact holes and interconnections, we have developed a process based on electroless copper. The mechanical properties of copper deposits and the kinetics of electroless copper plating were analyzed for various types of baths. Selective copper plating introduces some new problems in general, such as compatibility with integrated circuit materials. There are also some particular problems that are associated with the technique, which are described here.

: http://publica.fraunhofer.de/documents/PX-11655.html