• English
  • Deutsch
  • Log In
    Password Login
    Research Outputs
    Fundings & Projects
    Researchers
    Institutes
    Statistics
Repository logo
Fraunhofer-Gesellschaft
  1. Home
  2. Fraunhofer-Gesellschaft
  3. Konferenzschrift
  4. Runtime adaptive multi-processor system-on-chip: RAMPSoC
 
  • Details
  • Full
Options
2008
Conference Paper
Title

Runtime adaptive multi-processor system-on-chip: RAMPSoC

Abstract
Current trends in high performance computing show, that the usage of multiprocessor systems on chip are one approach for the requirements of computing intensive applications. The multiprocessor system on chip (MPSoC) approaches often provide a static and homogeneous infrastructure of networked microprocessor on the chip die. A novel idea in this research area is to introduce the dynamic adaptivity of reconfigurable hardware in order to provide a flexible heterogeneous set of processing elements during run-time. This extension of the MPSoC idea by introducing run-time reconfiguration delivers a new degree of freedom for system design as well as for the optimized distribution of computing tasks to the adapted processing cells on the architecture related to the changing application requirements. The "computing in time and space" paradigm and the extension with the new degree of freedom for MPSoCs will be presented with the RAMPSoC approach described in this paper.
Author(s)
Göhringer, D.
Hübner, M.
Schatz, V.
Becker, J.
Mainwork
IEEE International Symposium on Parallel & Distributed Processing, IPDPS 2008  
Conference
International Symposium on Parallel & Distributed Processing (IPDPS) 2008  
File(s)
Download (651.73 KB)
Rights
Use according to copyright law
DOI
10.24406/publica-r-360276
10.1109/IPDPS.2008.4536503
Language
English
FOM  
Keyword(s)
  • multiprocessor system

  • reconfigurable hardware

  • FPGA

  • run-time adaptive system

  • Cookie settings
  • Imprint
  • Privacy policy
  • Api
  • Contact
© 2024