NBTI and HCI models for circuit level aging simulations in different EDA environments

The significance of transistor degradation due to aging mechanisms such as BTI or HCI has increased significantly with the continuous scaling down of CMOS technologies and their presence in safety-critical systems. In order to deliver the reliable systems that the industry currently demands, it is necessary to apply aging simulations in IC design projects. However, the capabilities that are available strongly depend on the EDA environment and tools. In this paper we present the work done in a case study to characterize and model NBTI and HCI degradation for X-FAB's XU035 technology, and we discuss a methodology developed to implement and integrate user-defined aging models for circuit level simulation with consistent results across different design environments.