Fraunhofer-Gesellschaft

Publica

Hier finden Sie wissenschaftliche Publikationen aus den Fraunhofer-Instituten.

A high performance FPGA-GPU-CPU platform for a real-time locating system

 
: Alawieh, Mohammad; Kasparek, Maximilian; Franke, Norbert; Hupfer, Jochen

:

European Association for Signal Processing -EURASIP-; Institute of Electrical and Electronics Engineers -IEEE-:
23rd European Signal Processing Conference, EUSIPCO 2015 : August 31 - September 4, 2015, Nice
Piscataway, NJ: IEEE, 2015
ISBN: 978-0-9928626-3-3
ISBN: 978-0-9928626-4-0
pp.1576-1580
European Signal Processing Conference (EUSIPCO) <23, 2015, Nice>
English
Conference Paper
Fraunhofer IIS ()
synchronisation; HW/SW-Plattformen; FPGA; ISM (2400-2483,5 MHz)

Abstract
A heterogeneous Software Defined Radio (SDR) cluster platform that handles highly demanding processing algorithms in real-time is proposed. The solution based on a combination of FPGA, GPU and CPU offers the best balance between performance, cost, and flexibility. The key feature of our heterogeneous platform is achieving the required performance by assigning the tasks according to the technology characteristics. The FPGA in the proposed system does not only acquire external data but perform initial acquisition. This process aids in facilitating parallelism on the GPU side and optimizing the data transfer. The performance of the platform is demonstrated for an intensive real-time localization application. The overall costs are kept extremely low when compared to other solutions that can provide similar performance.

: http://publica.fraunhofer.de/documents/N-377269.html