Hier finden Sie wissenschaftliche Publikationen aus den Fraunhofer-Instituten.

Flip chip assembly of thinned chips for hybrid pixel detector applications

: Fritzsch, T.; Zoschke, K.; Woehrmann, M.; Rothermund, M.; Huegging, F.; Ehrmann, O.; Oppermann, H.; Lang, K.D.

Postprint (2.06 MByte; PDF; )

Journal of Instrumentation 9 (2014), No.5, Art. C05039, 10 pp.
ISSN: 1748-0221
International Workshop on Radiation Imaging Detectors (IWORID) <15, 2013, Paris>
Journal Article, Conference Paper, Electronic Publication
Fraunhofer IZM ()

There is a steady trend to ultra-thin microelectronic devices. Especially for future particle detector systems a reduced readout chip thickness is required to limit the loss of tracking precision due to scattering. The reduction of silicon thickness is performed at wafer level in a two-step thinning process. To minimize the risk of wafer breakage the thinned wafer needs to be handled by a carrier during the whole process chain of wafer bumping. Another key process is the flip chip assembly of thinned readout chips onto thin sensor tiles. Besides the prevention of silicon breakage the minimization of chip warpage is one additional task for a high yield and reliable flip chip process. A new technology using glass carrier wafer will be described in detail. The main advantage of this technology is the combination of a carrier support during wafer processing and the chip support during flip chip assembly. For that a glass wafer is glue-bonded onto the backside of the thinned readout chip wafer. After the bump deposition process the glass-readout chip stack is diced in one step. Finally the glass carrier chip is released by laser illumination after flip chip assembly of the readout chip onto sensor tile. The results of the flip chip assembly process development for the ATLAS IBL upgrade are described more in detail. The new ATLAS FEI4B chip with a size of 20 × 19 mm2 is flip chip bonded with a thickness of only 150 m, but the capability of this technology has been demonstrated on hybrid modules with a reduced readout chip thickness of down to 50 m which is a major step for ultra-thin electronic systems.