Fraunhofer-Gesellschaft

Publica

Hier finden Sie wissenschaftliche Publikationen aus den Fraunhofer-Instituten.

Ultrathin 3D ACA flipchip-in-flex technology

 
: Haberland, J.; Becker, M.; Lutke-Notarp, D.; Kallmayer, Ch.; Aschenbrenner, R.; Reichl, H.

International Conference and Exhibition on Device Packaging 2010. Vol.3 : Held in Conjunction with the Global Business Council, GBC 2010 Spring Conference
Red Hook, NY: Curran, 2010
pp.2154-2161
International Conference and Exhibition on Device Packaging <2010, Scottsdale/Ariz.>
Global Business Council (GBC) spring conference <6, Scottsdale/Ariz.>
English
Conference Paper
Fraunhofer IZM ()

Abstract
Die thickness of common, high-volume chip stacks range between 50-100 m while thinning industry aims towards ultrathin chips of 10 m thickness or even below. For the first time, the required interconnect length between vertically arranged adjacent chip layers has therewith reached dimensions, that can be reasonably realized by anisotropic conductive adhesives layers (ACA). Accordingly, a three dimensional arrangement by alternate stacking of ultra thin flip chips and interposers using anisotropic conductive adhesive bonding technology is within the bounds of possibility, such that the conductive particles are forming the vertical interconnects between the chip-interposer layers. Based upon such assembly concept prototypes have been made within a first laboratory scale feasibility study. In combination with polyimide thin film interposers, ultrathin low pin count ACA bonded test chips with 4-Point-Kelvin- and Daisy-Chainstructures have been used to build a 4-layer flip c hip stack with a thickness of approximately 170 m without encapsulation. First electrical measurements have shown promising results. The reduction to basically one bonding technology to realize the chip-interposer- and the interposer-interposer connections is one of the main benefits with a certain low-cost potential. On the other hand, issues as limited chip/package area ratio, the demand for ultrathin chips with manifold challenges and upcoming detailed electrical characterization of such chip stacks have to be considered. Pros and cons are openly discussed. Special attraction is provided by applying and combining basically known packaging technologies to obtain an innovative but somehow simple 3D flip chip assembly with certain future application potential.

: http://publica.fraunhofer.de/documents/N-263571.html