Hier finden Sie wissenschaftliche Publikationen aus den Fraunhofer-Instituten.

Invited paper: Parallel programming and run-time resource management framework for many-core platforms

The 2PARMA approach
: Silvano, C.; Fornaciari, W.; Reghizzi, S.C.; Agosta, G.; Palermo, G.; Zaccaria, V.; Bellasi, P.; Castro, F.; Corbetta, S.; Speziale, E.; Melpignano, D.; Zins, J.M.; Hübert, H.; Stabernack, B.; Brandenburg, J.; Palkovic, M.; Raghavan, P.; Ykman-Couvreur, C.; Anagnostopoulos, I.; Bartzas, A.; Soudris, D.; Kempf, T.; Ascheid, G.; Ansari, J.; Mähönen, P.; Vanthournout, B.


Institute of Electrical and Electronics Engineers -IEEE-:
6th International Workshop on Reconfigurable Communication-Centric Systems-on-Chip, ReCoSoC 2011. Proceedings : Montpellier, France, 20-22 June, 2011
Piscataway, NJ: IEEE, 2011
ISBN: 978-1-4577-0640-0
ISBN: 1-4577-0640-7
ISBN: 978-1-4577-0642-4
International Workshop on Reconfigurable Communication-Centric Systems-on-Chip (ReCoSoC) <6, 2011, Montpellier>
Conference Paper
Fraunhofer HHI ()

Real-time applications, hard or soft, are raising the challenge of unpredictability. This is an extremely difficult problem in the context of modern, dynamic, multiprocessor platforms which, while providing potentially high performance, make the task of timing prediction extremely difficult. Also, with the growing software content in embedded systems and the diffusion of highly programmable and re-configurable platforms, software is given an unprecedented degree of control on resource utilization. The 2PARMA project aims at overcoming the lack of parallel programming models and run-time resource management techniques to exploit the features of many-core processor architectures. The main goals of the 2PARMA project are: the definition of a parallel programming model combining component-based and single-instruction multiple-thread approaches, instruction set virtualisation based on portable byte-code, run-time resource management policies and mechanisms as well as design space exploration methodologies for Many-core computing architectures.