Hier finden Sie wissenschaftliche Publikationen aus den Fraunhofer-Instituten.

Solving hard instances in QF-BV combining Boolean reasoning with computer algebra

: Wedler, M.; Pavlenko, E.; Dreyer, A.; Seelisch, F.; Stoffel, D.; Greuel, G.-M.; Kunz, W.

Fulltext (PDF; )

Becker, B.:
Algorithms and Applications for Next Generation SAT Solvers : Dagstuhl Seminar 09461, 08.11. - 13.11.2009
Wadern: Schloss Dagstuhl, Leibniz-Zentrum für Informatik, 2010 (Dagstuhl Seminar Proceedings 09461)
ISSN: 1862-4405
20 pp.
Dagstuhl Seminar "Algorithms and Applications for Next Generation SAT Solvers" <2009, Schloß Dagstuhl>
Conference Paper, Electronic Publication
Fraunhofer ITWM ()

This paper describes our new satisfyability (SAT) modulo theory (SMT) solver STABLE for the quantifier-free logic over fixed size bit vectors. Our main application domain is formal verification of system-on-chip (SoC) modules designed for complex computational tasks, for example, in signal processing applications. Ensuring proper functional behavior for such modules, including arithmetic correctness of the data paths, is considered a very difficult problem. We show how methods from computer algebra can be integrated into an SMT solver such that instances can be handled where the arithmetic problem parts are specified mixing various levels of abstraction from the plain gate level for small highly optimized components up to the pure word level used in high-level specifications. If the arithmetic problem parts include multiplications such mixed problem descriptions quickly drive current SMT solvers towards their capacity limits. High performance data paths are often designed at a level of abstraction that we call the arithmetic bit level (ABL). We show how ABL information, if available in an SMT instance, can be used to transform the decision problem into an equivalent set of variety subset problems. These problems can be solved efficiently with techniques from computer algebra based on Gröbner basis theory over finite rings Z/2n . Sometimes, instances contain problem parts at a level below the ABL using gate-level operations. These problem parts, e.g., originate from custom-designed arithmetic components that are highly optimized using the gate-level constructs of a hardware description language (HDL). For such cases we integrate a local ABL extraction technique based on local Reed-Muller forms.