Fraunhofer-Gesellschaft

Publica

Hier finden Sie wissenschaftliche Publikationen aus den Fraunhofer-Instituten.

Carrierless design for handling and processing of ultrathin wafers

 
: Bieck, F.; Spiller, S.; Molina, F.; Töpper, M.; Lopper, C.; Kuna, I.; Seng, T.C.; Tabuchi, T.

:

IEEE Components, Packaging, and Manufacturing Technology Society; Electronic Industries Alliance -EIA-:
60th Electronic Components and Technology Conference, ECTC 2010. Proceedings. Part 1 : 1-4 June 2010, Las Vegas, NV, USA
New York, NY: IEEE, 2010
ISBN: 978-1-4244-6411-1
ISBN: 978-1-4244-6410-4
pp.316-322
Electronic Components and Technology Conference (ECTC) <60, 2010, Las Vegas/Nev.>
English
Conference Paper
Fraunhofer IZM ()

Abstract
A common requirement for all current and future TSV (Through Silicon Via) applications is the ability to handle and process thinned Silicon Wafers, usually in the range of 150m or much below. Silicon Wafers of this thickness cannot be handled without support as wafers with the standard thickness. One solution to tackle this problem is the use of wafer-support-systems (WSS), in which the thinned wafers are bonded temporarily to a carrier wafer, which gives the wafer mechanical stability. Another solution for handling are carrierless systems, in which the wafer is modified in a way that it is thin and mechanically rigid at the same time. Existing carrierless systems provide mechanical integrity for the wafer, but lack the full integration into backside processing. In this paper, we present a carrierless approach that provides mechanical stability and can be integrated into backside processing technology at the same time. We present results of a carrierless wafer with a th ickness of 60m only which has undergone a bumping process at the backside.

: http://publica.fraunhofer.de/documents/N-172953.html