Fraunhofer-Gesellschaft

Publica

Hier finden Sie wissenschaftliche Publikationen aus den Fraunhofer-Instituten.

Design verification for sub-70-nm DRAM nodes via metal fix using E-beam direct write

 
: Keil, K.; Jaschinsky, P.; Hohle, C.; Choi, K.-H.; Schneider, R.; Tesauro, M.; Thrum, F.; Zimmermann, R.; Kretz, J.

:

Behringer, U.F.W. ; VDE/VDI-Gesellschaft Mikroelektronik, Mikro- und Feinwerktechnik -GMM-:
25th European Mask and Lithography Conference : 12 - 15 January 2009, Dresden, Germany
Bellingham, WA: SPIE, 2009 (SPIE Proceedings 7470)
ISBN: 978-0-8194-7770-5
747017
European Mask and Lithography Conference (EMLC) <25, 2009, Dresden>
English
Conference Paper
Fraunhofer CNT ()

Abstract
Because of mask cost reduction, electron beam direct write (EBDW) is implemented for special applications such as rapid prototyping or small volume production in semiconductor industry. One of the most promising applications for EBDW is design verification by means of metal fix. Due to write time constrains, Mix & Match solutions have to be developed at smaller nodes. This study reports on several Mix and Match processes for the integration of E-Beam lithography into the optical litho process flow of Qimonda's 70 nm and 58 nm DRAM nodes. Different metal layers have been patterned in part with DUV litho followed by E-Beam litho using a 50 kV Vistec SB3050 shaped electron beam direct writer. All hardmask patterns were then simultaneously transferred into the DRAM stack. After full chip processing a yield study comprising electrical device characterization and defect investigation was performed. We show detailed results including CD and OVL as well as improvements of the alignment mark recognition. The yield of the E-Beam processed chips was found to be within the range of wafer-to-wafer fluctuation of the POR hardware. We also report on metal fix by electrical cutting of selected diodes in large chip scales which usually cannot be accessed with FIB methods. In summary, we show the capability of EBDW for quick and flexible design verification.

: http://publica.fraunhofer.de/documents/N-148527.html