

Design support for 3D-Integration by physical oriented modeling of interconnect structures

Peter Schneider¹, Sven Reitz¹, Andreas Wilde¹, Jörn Stolle¹
Josef Weber², Peter Ramm²

¹Fraunhofer Institute for Integrated Circuits,
Design Automation Division

²Fraunhofer Institute for Reliability and Microintegration,
Munich Division


Email: peter.schneider@eas.iis.fraunhofer.de

Outline


- **Introduction**
- Methodology for multi-level and multi-physics analysis of interconnect structures
- 3D Integration process based on ICV-SLID
- Thermal analysis and electro-thermal simulation
- Modeling of electrical behavior at low and high frequencies
- Design flow integration and system level simulation
- Conclusions

2

Key elements of SiP / 3D integration technology



Source: SINTEF



Source: ITRS-Roadmap 2005

- system partitioning/modularization
- chip-package co-design (on chip, off chip)
- integration of different functions in one package
- application of “add-on” technologies
- high-density component integration
- short time to market cycles

3D Integration – Impact on System Behavior

Very high density of inter-chip wiring and functional blocks

leads to some physical effects with influence on device functions and system behavior:

- signal integrity
- cross talk
- interconnect delays
- power and thermal behavior
- thermo-mechanical issues

Design of 3D systems is a multi-criteria optimization problem !!!

Outline

- Introduction
- **Methodology for multi-level and multi-physics analysis of interconnect structures**
- 3D Integration process based on ICV-SLID
- Thermal analysis and electro-thermal simulation
- Modeling of electrical behavior at low and high frequencies
- Design flow integration and system level simulation
- Conclusions

5

Methodology for multi-level and multi-physics analysis of interconnect structures

Goal


Derive information from integration technology and provide it for system design

Basic elements

1. Modular modeling approach
2. Simulation on component level, e.g. using FEM
3. Methods for computer-aided model generation for system level (reduced order modeling)
4. Model validation
5. Integration of equivalent circuit or behavioral models into the design flow
6. Derivation of design guidelines for interconnect structures

Methodology for multi-level and multi-physics analysis of interconnect structures

Modular Approach for Modeling and Simulation



Representation of structures


Tool independent descriptions of basic structures

XML Description

```
<Project>
  <Name>eCubes</Name>
  <Description>ICV cell geometry</Description>
  <Geometry>
    <Name>Dimension</Name>
    <Parameter>
      <Name>X</Name>
      <Value>50</Value>
    </Parameter>
    <Parameter>
      <Name>Y</Name>
      <Value>50</Value>
    </Parameter>
  </Geometry>
  <Material>
    <Name>eCubes</Name>
    <Parameter>
      <Name>X</Name>
      <Value>25</Value>
    </Parameter>
    <Parameter>
      <Name>Y</Name>
      <Value>25</Value>
    </Parameter>
    <Parameter>
      <Name>Height</Name>
      <Value>5</Value>
    </Parameter>
  </Material>
  <Mesh quality>
    <Parameter>
      <Name>X</Name>
      <Value>25</Value>
    </Parameter>
    <Parameter>
      <Name>Y</Name>
      <Value>25</Value>
    </Parameter>
    <Parameter>
      <Name>Height</Name>
      <Value>5</Value>
    </Parameter>
  </Mesh quality>
</Project>
```


Model
generation

FEM models for ICV-SLID with different geometry




Representation of structures

Modular FEM modeling



Representation of structures

Modular FEM modeling




- Layer thickness
- Material properties
- Finite element mesh
- Element types / DOFs
- Boundary conditions

10

Representation of structures

Modular system level modeling – equivalent circuit and/or behavioral model




11

Outline

- Introduction
- Methodology for multi-level and multi-physics analysis of interconnect structures
- **3D Integration process based on ICV-SLID**
- Thermal analysis and electro thermal simulation
- Modeling of electrical behavior at low and high frequencies
- Design flow integration and system level simulation
- Conclusions

12

ICV-SLID Technology (InterChip Via – Solid Liquid InterDiffusion)




3D integrated CMOS device stack (micrograph) showing tungsten – filled through-silicon-vias (ICVs) and Cu-Sn-Cu Metal system building the stable intermetallic Cu₃Sn phase by Solid-Liquid-InterDiffusion (SLID)

(Source: Fraunhofer IZM Munich)

13

SLID: Solid-Liquid Inter-Diffusion


Simultaneous formation of **electrical and mechanical** connections



Fraunhofer
Institut
Integrierte Schaltungen


Chip-to-Wafer Stacking by ICV-SLID Technology

Vertical System Integration of CMOS-devices
in strained Si/SiGe-Technology (Topchip) and
Si-technology (Bottom-Wafer)



Top SiGe chip, 20 μm thick,
stacked on bottom Si device,
handling substrate (HS) removed

(Source: Fraunhofer IZM Munich)



HS (650 μm) and
SiGe-Top Chip

Si-Bottom Wafer

Outline




- Introduction
- Methodology for multi-level and multi-physics analysis of interconnect structures
- 3D Integration process based on ICV-SLID
- **Thermal analysis and electro-thermal simulation**
- Modeling of electrical behavior at low and high frequencies
- Design flow integration and system level simulation
- Conclusions

16

Thermal simulation

Thermal characterization of different interconnect technologies




Au stud bumps



Thermal resistance

Thermal capacity


μ-flip-chip




Thermal simulation

Thermal analysis of entire stack structure

Stack structure with
vias for heat spreading




Stack layers with heat source (red square)
and sensitive devices at P1, P2 and P3




18

Thermal simulation


Modular modeling of stack structure




ICV SLID



Stack cross section



ICV SLID array




Stack model




Thermal simulation

Results of FEM and system level simulation

FEM simulation with ANSYS



System simulation with reduced order model




System level model for thermal system:


- 40 system variables
- derived from FEM description with 95,000 system variables by model order reduction
- Simulation carried out with SABER

Electro-thermal simulation


FEM model




Electrical circuit



Electro-thermal device models




Thermal network



Reduced order
behavioral
model

Electro-thermal simulation




21

Outline

- Introduction
- Methodology for multi-level and multi-physics analysis of interconnect structures
- 3D Integration process based on ICV-SLID
- Thermal analysis and electro-thermal simulation
- **Modeling of electrical behavior at low and high frequencies**
- Design flow integration and system level simulation
- Conclusions

22

System level modeling



Calculation of circuit parameters





Table models or analytical approximation



Electrical behavior at high frequencies

Necessary

- Frequency dependent values of circuit parameters
- Transmission line parameters
- S-Parameters
- Substrate effects


Solution

Mixture of tools and methods

- Analytical calculation
- Volume Filament Method (2D)
- ANSYS (2D and 3D)
- CST Microwave Studio (3D)

Electromagnetic analysis


Resistance and current density of single round via



26

Electromagnetic analysis


Resistance and current density of via subdivided into four conductors



27

Electromagnetic analysis


Resistance and current density of subdivided vias and varying distance



Electromagnetic analysis

3D simulation

Simulation with CST Microwave Studio




Current density in via structure

Electromagnetic analysis

3D simulation



Simulation with CST Microwave Studio - Current density in via structures



Electromagnetic analysis

3D simulation

Simulation with CST Microwave Studio





S Parameters of via structure


Electromagnetic analysis

S Parameter for varying via distance

Tungsten via structure




System level modeling




Electromagnetic analysis

Adaptation of circuit parameters by optimization algorithms

Network model



After optimization



Outline


- Introduction
- Methodology for multi-level and multi-physics analysis of interconnect structures
- 3D Integration process based on ICV-SLID
- Thermal analysis and electro thermal simulation
- Modeling of electrical behavior at low and high frequencies
- **Design flow integration and system level simulation**
- Conclusions

35

Design Flow Integration

Analog and mixed-signal simulation

- SPICE netlists
- Behavioral models (VHDL-AMS, Verilog-AMS)



```


* subcircuit for ICV
.subckt SUB p1 p2
r11    p1    x1    3.509906740674958e-02
l11    x1    x2    7.303141078165223e-11
r12    x2    x3    3.509906740674958e-02
l12    x3    p2    7.303141078165223e-11
r13    p1    x4    3.509906740674958e-02
l13    x4    x5    7.303141078165223e-11
r14    x5    x6    3.509906740674958e-02
l14    x6    p2    7.303141078165223e-11

c2      x2    0      5.605719883013937e-15
r2      x2    0      6.937740789761995e+05

c3      x5    0      1.089087152822265e-15
r3      x5    0      9.476916549535635e+05


c4      x2    x5     6.541443292856858e-23
r4      x2    x5     8.420367579889181e+07
.ends
    
```

System level modeling – crosstalk simulation




System level modeling – crosstalk simulation

crosstalk
2->1




crosstalk
2->3<-4

Design Flow Integration



Design Flow Integration

Standard Parasitics Exchange Format – Layout structure and SPEF file



```
*SPEF "IEEE 1481-1999"
*DESIGN "o2"
*DATE "Mon Aug 20 12:23:31 2007"
*VENDOR "Synopsys"
*PROGRAM "Star-RCXT"
*VERSION "2006.06"
*DESIGN_FLOW "PIN_CAP NONE" "NAME_SCOPE
LOCAL"
*DIVIDER /
*DELIMITER :
*BUS_DELIMITER []
*T_UNIT 1.00000 NS
*C_UNIT 1.00000 FF
*R_UNIT 1.00000 OHM
*L_UNIT 1.00000 HENRY

...

*CAP
1 *1:5 0.155816
2 *1:7 0.0210339
*RES
1 *5:A *1:10 6.17814
2 *6:A *1:5 1.85000
3 *1:5 *1:10 8.3476189
4 *1:10 *1:7 0.0691947
5 *7:Z *1:7 7.25068
*END
```


40

Design Flow Integration

Electro-thermal simulation

Electro-thermal simulation

1. Calculation of device temperatures for circuit simulation
- or
2. Fully coupled electro-thermal simulation (mutual influence between device temperature, electrical behaviour, dissipated power and IC temperature)



41

Conclusions and outlook

Main challenges for design automation

- Multi-technology / multi-functional / multi-disciplinary / multi-physics
- handling of complexity by hierarchical modeling methodology

Knowledge about interconnect implementation

- is mandatory for robust design of actual system concepts
- enables the development of *new* system concepts and architectures

Development of manufacturing and design technology has to go hand in hand

Improvements in both technologies will be driven by applications

42

Acknowledgement

The presented work is partly based on

- the integrated project e-Cubes which is supported by the European Commission under support-no. IST-026461 and
- the national project VSI which was supported by the German Bundesministerium für Bildung und Forschung, support-no. 01M 2999 A.

