

ECCTD '97

**PROCEEDINGS OF THE 1997 EUROPEAN
CONFERENCE ON CIRCUIT THEORY AND DESIGN**

**Technical University of Budapest, Hungary
30th August - 3rd September 1997**

VOLUME 3 OF 3

**ORGANIZED BY
EUROPEAN CIRCUIT SOCIETY**

**SPONSORED BY
IEEE CIRCUIT AND SYSTEMS SOCIETY**



Technical University of Budapest

**BUDAPEST
1997**

**UB/TIB Hannover
119 066 19X**



Overflow Oscillations in Direct Form Delta Operator Structures	1079
J. Kauraniemi	
Optimization of Vector-Radix-3 FFTs	1083
R. Stasiński	
Analysis of Nonuniform Transmission Lines Using Chebyshev Expansion Method and Moment Techniques	1087
Y. Tanji, Y. Nishio and A. Ushida	

Wednesday, September 3

SESSION R10: GENERAL NEURAL NETWORKS

Signal Flow Graphs in Application to Recurrent Neural Networks Learning	1092
S. Osowski, A. Cichocki, and T. H. Linh	
Vector Optimization in Feedforward Neural Networks, Using Modified Robust M-Estimators	1098
A. Dumitraş, V. Lăzărescu	
Absolute Stability of a Larger Class of Dynamical Neural Networks	1104
S. Arik and V. Tavsanoglu	
Injecting Functions in Neural Nets by Controlled Dedication	1108
L. Spaanenburg, W. J. Jansen and J. A. G. Nijhuis	
Combination Methods of Pairwise Classifiers for Multi-Class-Classification	1114
G. Papoutsis and J. A. Nossek	

SESSION R8: DIGITAL FILTERS

Symmetry in the Frequency Response of Two-Dimensional Delta Operator Formulated Discrete-Time Systems	1118
H. C. Reddy, I-H. Khoo, P. K. Rajan	
On the Design of Wave Digital Filters Exhibiting Arbitrary Number of Passbands and Stopbands	1124
M. Yaseen	
Admissibility of Periodic Overflow Sequences from Digital Filters	1130
G. P. Petkov and A. C. Davies	
Reducing Complexity of Digital IIR Filters Using Delta Operator	1136
M. Eräluoto and I. Hartimo	
Low-Complexity Lattice Wave Digital Filters	1141
L. Milić and M. Lutovac	
Direct Design of Butterworth Recursive Bandpass Digital Filters	1147
S. V. Nikolić and V. S. Stojanović	
Multiway Speaker Systems with Wave Digital Branching Filter Bank	1151
A. Dąbrowski and K. Sozański	

SESSION R2: LINEAR SYSTEMS

Linear Structured Uncertain System Reduction Using Multiregion Padé Approximations	1157
O. Ismail	
Broadband Matching of a Passive Load Based on Log Simulated Annealing	1162
J.-P. Courat, G. Raynaud and P. Siarry	

Simultaneous Zero Shifting and Zero Retaining in a Reactance Function	1167
D. C. Fielder and C. D. Kim	
Robust Stability of Linear Time Invariant Systems	1173
J. J. D. Delgado-Romero, E. Hernández-Morales, and G. A. Villarreal	
Novel Active RC Networks	1177
K. Vrba and J. Čajka	
The Structure of the Scattering Matrix Normalized to Complex n-Port Load Networks	1181
G. Chavka	
Complete Characterization of all Discrete-Time Linear Systems of Convolution Type	1185
H. Boche and G. Reissig	
Time-Domain Sensitivities of Linear Switched Analog Networks to Element Changes	1191
J. Valsa, D. Bolek	
Computing Componentwise Bounds on Operating Regions of Linear Circuits with Interval Data	1195
Z. A. Garczarczyk	
Finding the Symbolic Expressions of the Poles/Zeros Belonging to a Region of the Complex Plane	1200
F. Constantinescu and M. Nițescu	
A New Design Method for the LC Ladder Filters Based on the Requirements and a Design Chart	1205
R. Ramiz and F. Güneş	

SESSION R11: CHAOS AND BIFURCATION

Transversal Lyapunov Exponents and Synchronization of Chaotic Systems	1211
M. Hasler	
On the Application of Dither for Controlling Some Chaotic Systems	1216
Ö. Morgül and U. Ersoy	
Chaotic Time Series Prediction: A Comparison Between Four Neural Approaches	1222
I. B. Ciocoiu	
Chaotic Results of the SPICE Simulator	1226
B. Peršić and I. Medić	
Simulation Results on Discrete-Time Filter Adaptive Chaos Synchronization	1231
A. Leuciuc and V. Grigoras	
A New Type of Intermittency from a Ring of Four Coupled Phase-Locked Loops	1237
A. Hasegawa, M. Komuro and T. Endo	
Extracting Lyapunov Exponent by Mutual Synchronization in Chaotic Systems	1243
A. Londei	
Chaos with a Zero Lyapunov Exponent	1249
N. Inaba, T. Nitanai, and T. Miyoshi	
Spectral Decomposition of the Frobenius–Perron-Operator and Higher Order Correlation Functions of One-Dimensional Chaotic Systems with Fully Stretching Maps	1253
M. Götz and W. Schwarz	
Chaos in a Fractional Order Duffing System	1259
P. Arena, R. Caponetto, L. Fortuna and D. Porto	
Torus and Chaos in a Four-Dimensional Autonomous Circuit	1263
Y. Nishio, N. Inaba, and A. Ushida	
Blowout Bifurcation and Riddled Basin in Simple Coupled Chaotic Circuits	1269
M. Wada, Y. Nishio and A. Ushida	
Experimental Verification of Bifurcations in Current-Programmed DC/DC Boost Converters: From Quasi-Periodicity to Period-Doubling	1274
C. K. Tse and W. C. Y. Chan	
Synchronization of Two Chaotic Circuits Coupled by Delay Line	1280
R. Koike, H. Sekiya, N. Miyabayashi, S. Moro and S. Mori	

SESSION R9: CELLULAR NEURAL NETWORKS AND CNN COMPUTING

Symbolic Algorithm for Ambiguity Group Determination in Analog Fault Diagnosis	1286
G. Fedi, R. Giomi, A. Luchetta, S. Manetti, M. C. Piccirilli	
Symbolic Analysis of Power/Ground Networks Using Moment-Matching Methods	1292
J. C. Shah, A. A. Younis, S. S. Sapatnekar and M. M. Hassoun	
Extraction Strategies of Semiconductor Device Parameters Using Symbolic Approach and Optimization Methods	1298
N. Zérounian, F. Aniel, N. Kauffmann, R. Adde and A. Konczykowska	
An Error Bound Propagation Method for Symbolic Network Function Generation	1304
G. Gielen, W. Daems, W. Verhaegen, W. Sansen, D. Leenaerts and P. Veselinovic	
A New 3-Matroid Intersection Algorithm for Simplification During Generation in Symbolic Analysis of Large Analog Circuits	1310
M. Galán, F. V. Fernández and A. Rodríguez-Vázquez	
Designing Amplifiers with Symbolic Tools-Case Study	Late19
M. Berger and J. O. Fisher-Finder	

SESSION R14: LOGIC CIRCUITS

A Rectangle Covering Algorithm for Boolean Factorization	1316
G. Caruso	
Interfacing VHDL with a Formal System for Hardware Verification	1321
J.-L. Paillet	
Permissible Perturbations: A Premise for Multi-Level Logic Optimization	1327
A. Žemva, B. Zajc, F. Brglez	
Optimizing Sequential Circuits for Minimum Glitching Activity	1332
C. V. Schimpfle, S. Simon and J. A. Nossek	
Timing Optimizations of Synchronous Systems using Intentional Clock Skew	1337
A. Sánchez, F. Fernández	
High Performance Adder's Synthesis Using Efficient Macro Generator	1343
T. Vassileva, V. Tchoumatchenko V. Shishkov and A. Guyot	

SESSION R12: COMMUNICATION CIRCUITS AND SYSTEMS

Some Results on Multiple-Channel Blind Equalization	1347
R.-W. Liu and H. Luo	
Basic Method for Generating "Quasi-Orthogonal" Spread-Spectrum Signal Formats	1352
V. P. Greu, B. Vasilescu	
Gain and Noise Optimization of an Optical Receiver Utilizing a Distributed Amplifier	1356
G. Járó, T. Berceli, A. Hilt, A. Zólomy	
PPM Modulation and Slot Synchronization in Wireless Optical Transmission Systems	1360
R. Otte, L. P. de Jong and A. H. M. van Roermund	
Transmission of Digital Signal and Evaluation of Bit Error Rate in a Chaotic Masking Communication System	Late21
J. Kawata, Y. Nishio, H. Dedieu and A. Ushida	
Very High Speed Integrated Circuits: Design Methodology and Applications for Optical Communications	1366
M. Meghelli, M. Bouché and A. Konczykowska	
CORDIC DPLL Demodulator for MFSK Signal	1371
J. Vuori	
Microwave Distributed Amplifiers in Hybrid Integrated Technology	1374
A. Zólomy, A. Hilt, A. Baranyi, and G. Járó	

A CMOS 1.8 GHz RF-to-Digital Front-End	1378
S. Lindfors, J. Jussila, M. Länsirinne, P. Litmanen, K. Halonen	
A Low Voltage 160 Mbit/s Transmitter and Receiver Interface Circuit Including a Cable Equalizer and a Data Regenerating PPLL	1383
J. Routama, K. Koli and K. Halonen	
A New Design Model for Click Noise and Continuous Noise in Soft-Limiting FM Demodulators	1387
M. H. L. Kouwenhoven, C. J. M. Verhoeven and A. H. M. van Roermund	
Multi-Valued Logic Techniques for Self-Timed Systems	1393
N. R. Poole	

SESSION R6: INTEGRATED CIRCUITS AND SYSTEMS

Information Technologies in Circuit Design	Late22
A. Petrenko	
Using Pass-Transistors to Avoid Multiple Power Supplies in Adiabatic Circuits	1399
A. Schlaffer and J. A. Nossek	
Optimisation of MOSFET-C Filters by Changing Geometry and Control Gate Voltages of MOS Transistor Array	1403
A. Urbaś, B. Galiński	
Capacitor Fault Detection in Analog Circuits	1408
J. Rutkowski and J. Machniewski	
How to Deal with Substrate Noise in Analog CMOS Circuits?	Late23
B. Nauta and Hoogzaad	
CMOS Low Voltage Large Swing Transconductor	1412
M. A.T. Sanduleanu, E. van Tuijl, E. A. M. Klumperink and R. Wassenaar	
A Systematic Approach to MOST Circuit Design and Analysis: Classification of 2VCCS Circuits	1418
E. A. M. Klumperink	
Design of a Simple Built-In Current Sensor for Analog and Mixed-Signal Testing	1424
A. A. Hatzopoulos and S. Siskos	
GaAs MESFET High Frequency Current Mirror with Multiple Output	1428
N. Takai and N. Fujii	
A Low-Voltage Low-Power Submicron-Compatible CMOS OTA	1434
E. Tiiliharju, S. Zarabadi, M. Ismail and K. Halonen	
Bipolar Dynamic Biased Topologies for Low-Power Applications	1438
G.-C. Cardarilli and G. Ferri	
A Novel High-Speed Cascode Current Mirror Compensation	1442
G. Giustolisi and G. Palumbo	

SESSION R5: COMPUTATIONAL METHODS

Memory Address Allocation Method for a DSP with ± 2 Update Operations in Indirect Addressing	1446
N. Kogure, N. Sugino and A. Nishihara	
The Time Domain Simulation Based on Multistep Algorithms for Convolution Calculation	1452
G. Blakiewicz and W. Janke	
A Residue to Binary Conversion Algorithm for Signed Numbers	1456
G. C. Cardarilli, M. Re and R. Lojacono	

A General Interval Method for Global Non-Linear DC Analysis	1460
L. V. Kolev		
Postprocessing Techniques for Approximate Symbolic Network Functions of Complex Analog Integrated Building Blocks	1464
M. Topa, P. Wambacq, G. Gielen, W. Sansen and E. Simion		

SESSION R16: SIGMA-DELTA

The Effect of Hysteresis in the Quantiser of Second Order Sigma-Delta Modulators	1468
R. Farrell and O. Feely		
Prototype $\Sigma\Delta$ Modulators with Switched Transconductance Amplifiers	1474
R. Suszyński, K. Wawryń		
Stabilisation of Third-Order, Single-Stage, Sigma-Delta Modulators	1480
A. Pneumatikakis, A. Constantinides, T. Deliyannis		
N-Path Dynamic Element Matching for Multibit Bandpass $\Sigma\Delta$-Modulators	1484
S. Lindfors, P. Ööpik and K. Halonen		
Self Test for SI Sigma-Delta Analogue Front End with Dummy Loading Based Technique	1489
P. Šimek and V. Musil		