UVM goes Universal -Introducing UVM in SystemC

Stephan Schulz (FhG IIS/EAS), Thilo Vörtler (FhG IIS/EAS), Martin Barnasconi (NXP)





UVM what is it?

- Universal Verification Methodology to create modular, scalable, configurable and reusable testbenches based on verification components with standardized interfaces
- **Class library** which provides a set of built-in features dedicated to verification, e.g., phasing, component overriding (factory), configuration, comparing, scoreboarding, reporting, etc.
- Environment supporting migration from directed testing towards Coverage Driven Verification (CDV) which consists of automated stimulus generation, independent result checking and coverage collection





UVM what is it not...

- Infrastructure offering tests or scenario's *out-of-the-box:* all **behaviour** has to be **implemented by user**
- Coverage-based verification templates: application is responsible for coverage and randomization definition; UVM only offers the hooks and technology (classes)
- Verification management of requirements, test items or scenario's is outside the scope of UVM
- Test item execution and regression automation via e.g. the command line interface or "regression cockpit" is a shell around UVM





Outline

- Part A Introduction
- Part B Examples and Applications
- Part C Further steps & Outlook

© Accellera Systems Initiative





Outline

- Part A Introduction
 - A bit of history...
 - Why UVM in SystemC?
 - Main concepts of UVM
 - Advantages of UVM-SystemC

© Accellera Systems Initiative





A bit of history...

- In the pre-UVM era, various EDA vendors offered a verification methodology in SystemC
 - OVM-SC (Cadence), AVM-SC (Mentor), VMM-SC (Synopsys)
- Unfortunately, consolidation towards UVM focused on a SystemVerilog standardization and implementation only
- Non-standard methods and libraries exist to bridge the UVM and SystemC world
 - Cadence's UVM Multi Language library: offers a 'minimalistic' UVM-SystemC
 - Mentor's UVM-Connect: Mainly TLM communication and configuration
- In 2011, a European consortium started building a UVM standard compliant version based on SystemC / C++
 - Initiators: NXP, Infineon, Fraunhofer IIS/EAS, Magillem, Continental, and UPMC





DESIGN AND VERI

Why UVM in SystemC?

- Elevate verification **beyond block-level** towards **system-level**
 - System verification and Software-driven verification are executed by teams not familiar with SystemVerilog and its simulation environment
 - Trend: Tests coded in C or C++. System and SW engineers use an (open source) tool-suite for embedded system design and SW dev.
- Structured ESL verification environment
 - The verification environment to develop Virtual Platforms and Virtual Prototypes is currently ad-hoc and not well architected
 - Beneficial if the first system-level verification environment is UVM compliant and can be reused later by the IC verification team
- Extendable, fully open source, and future proof
 - Based on Accellera's Open Source SystemC simulator
 - As SystemC is C++, a rich set of C++ libraries can be integrated easily



Why UVM in SystemC?

- Support analogue DUTs with SystemC AMS
- Reuse tests and test benches across verification (simulation) and validation (HW-prototyping) platforms
 - requires portable language like C++ to run tests on HW prototypes, measurement equipment, ...
 - Enables Hardware-in-the-Loop simulation and Rapid Control Prototyping









Verification stack: tools, language and methodology

	Verification management	 Addition tool layer like "verification cockpit" (e.g. vManager, vPlan)
	Universal Verification Methodology	UVM-SystemC scope UVM technology elements: • Methodology = what • Class library = how
	UVM (-SC / -AMS) Class library	
	SystemC(-AMS) Language	Language and modeling technology elements:
	SystemC(-AMS) compliant simulator	Tool / simulator



DESIGN AND VERIE

UVM in SystemC versus UV in SystemVerilog

- UVM-SystemC follows the UVM 1.1 standard where possible and/or applicable
 - Equivalent UVM base classes and member functions implemented in SystemC/C++
 - Use of existing SystemC functionality where applicable
 - TLM interfaces and communication
 - Reporting mechanism
 - Only a limited set of UVM macros is implemented
 - usage of some UVM macros is not encouraged and thus not introduced
- UVM-SystemC does not cover the 'native' verification features of SystemVerilog, but considers them as (SCV) extensions
 - Constrained randomization
 - Coverage groups (not part of SCV yet)



DESIGN AND VE

Main concepts of UVM (1)

- Clear **separation** of test stimuli (sequences) and test bench
 - Sequences are treated as 'transient objects' and thus independent from the test bench construction and composition
 - In this way, sequences can be developed and reused independently
- Introducing test bench abstraction levels
 - Communication between test bench components based on transaction level modeling (TLM)
 - Register abstraction layer (RAL) using register model, adapters, and predictors
- **Reusable verification components** based on standardized interfaces and responsibilities
 - Universal Verification Components (UVCs) offer sequencer, driver and monitor functionality with clearly defined (TLM) interfaces



Main concepts of UVM (2)

- Non-intrusive test bench **configuration** and **customization**
 - Hierarchy independent configuration and resource database to store and retrieve properties everywhere in the environment
 - Factory design pattern introduced to easily replace UVM components or objects for specific tests
 - User-defined callbacks to extend or customize UVC functionality
- Well defined **execution** and **synchronization** process
 - Simulation based on phasing concept: build, connect, run, extract, check and report. UVM offers additional refined run-time phases
 - Objection and event mechanism to manage phase transitions
- Independent result checking
 - Coverage collection, signal monitoring and independent result checking in scoreboard are running autonomously





UVM Layered Architecture

- The top-level (e.g. sc_main) contains the test(s), the DUT and its interfaces
- The DUT interfaces are stored in a configuration database, so it can be used by the UVCs to connect to the DUT
- The test bench contains the UVCs, register model, adapter, scoreboard and (virtual) sequencer to execute the stimuli and check the result
- The test to be executed is either defined by the test class instantiation or by the member function run_test



2015

DESIGN AND VERIFIC







DESIGN AND VERIFIC

Advantages of UVM-SystemC

- UVM-SystemC library features
 - UVM components based on SystemC modules
 - TLM communication API based on SystemC
 - Phases of elaboration and simulation aligned with SystemC
 - Packing / Unpacking using stream operators
 - Template classes to assign RES/RSP types
 - Standard C++ container classes for data storage and retrieval
 - Other C++ benefits (exception handling, constness, multiple inheritance, etc.)







UVM components are SystemC modules

- The UVM component class (uvm_component) is derived from the SystemC module class (sc_module)
 - It inherits the execution semantics and all features from SystemC
 - Parent-child relations automatically managed by uvm_component_name (alias of sc_module_name); no need to pass ugly *this*-pointers
 - Enables creation of spawned SystemC processes and introduce concurrency (SC_FORK, SC_JOIN); beneficial to launch runtime phases
 - No need for SV-like "virtual" interfaces; regular SystemC channels (derived from sc_signal) between UVC and DUT can be applied

```
namespace uvm {
                                                                class my uvc : public uvm env
                                                LRM definition
                                                                                                                    Application
       class uvm component : public sc core::sc module,
                                                                {
                              public uvm report object
                                                                 public:
                                                                  my_uvc( uvm_component_name name ) : uvm_env( name )
         uvm component( uvm component name name);
                                                                  {}
                                                                };
     } // namespace uvm
                                                                                                               DESIGN AND VE
accellera
                      © Accellera Systems Initiative
                                                              16
```

NOTE: UVM-SystemC API and LRM under review - subject to change

SYSTEMS INITIATIVE

SystemC TLM communication (1)

- TLM-1 put/get/peek interface
 - put/get/peek directly mapped on SystemC methods
 - UVM methods get_next_item and try_next_item mapped on SystemC
 - TLM-1 primarily used for sequencer-driver communication
- TLM-1 analysis interface
 - UVM analysis port, export and import using SystemC tlm_analysis_if
 - Used for monitor-subscriber (scoreboard) communication
 - UVM method connect mapped on SystemC bind

```
LRM definition
namespace uvm {
 template <typename REQ, typename RSP = REQ>
 class uvm sqr if base
  : public virtual sc_core::sc_interface
   public:
   virtual void get_next_item( REQ& req ) = 0;
   virtual bool try next item( REQ& reg ) = 0;
   virtual void item_done( const RSP& item ) = 0;
   virtual void item_done() = 0;
   virtual void put( const RSP& rsp ) = 0;
   virtual void get( REQ& req ) = 0;
   virtual void peek( REQ& req ) = 0;
 }; // class uvm sqr if base
```

```
} // namespace uvm
```

namespace uvm {

LRM definition

```
template <typename T>
 class uvm_analysis_port : public tlm::tlm_analysis_port<T>
 {
   public:
   uvm_analysis_port();
   uvm analysis port( const std::string& name );
   virtual const std::string get type name() const;
   virtual void connect( tlm::tlm_analysis_if<T>& _if );
    void write( const T& t );
 }; // class uvm analysis port
} // namespace uvm
```





© Accellera Systems Initiative 17

NOTE: UVM-SystemC API and LRM under review - subject to change

SystemC TLM communication (2)

- As the UVM TLM2 definitions are inconsistent with the SystemC TLM-2.0 standard, these are *not implemented* in UVM-SystemC
- Furthermore, UVM only defines *TLM2-like* transport interfaces, and does not support the Direct Memory Interface (DMI) nor debug interface
- Therefore, a user is recommended to directly use the SystemC TLM-2.0 interface classes in UVM-SystemC
- Hopefully, the UVM SystemVerilog Standardization Working Group in IEEE (P1800.2) is willing to resolve this inconsistency and align with SystemC (IEEE Std 1666-2011)





Phases of elaboration and simulation



- UVM-SystemC phases made consistent with SystemC phases
- UVM-SystemC supports the 9 common phases and the (optional) refined runtime phases
- Objection mechanism supported to manage phase transitions
- Multiple domains can be created to facilitate execution of different concurrent runtime phase schedules





(Un)packing using stream operators

- Thanks to C++, stream operators (<<, >>) can be overloaded to enable elegant type-specific packing and unpacking
- Similar operator overloading technique also applied for transaction comparison (using equality operator ==)

accellera

```
class packet : public uvm sequence item
                                                                           class packet : public uvm sequence item
                                                           Application
                                                                                                                        Application
              {
                public:
                                                                            public:
                int a, b;
                                                                             int a, b;
                UVM OBJECT UTILS(packet);
                                                                             UVM OBJECT UTILS(packet);
                 packet( uvm_object_name name = "packet" )
                                                                             packet( uvm_object_name name = "packet" )
                 : uvm sequence item(name), a(0), b(0) {}
                                                                             : uvm sequence item(name), a(0), b(0) {}
                virtual void do pack( uvm packer& p ) const
                                                                            virtual void do_pack( uvm_packer& p ) const
                                                                                                    Elegant packing using
                   p.pack_field_int(a, 64);
                                                  Disadvantage: type-
                                                                               p << a << b; -
                   p.pack_field_int(b, 64);
                                                    specific methods
                                                                                                      stream operators
                                                                            virtual void do_unpack( uvm_packer& p )
                 virtual void do unpack( uvm packer& p )
                                                                               p >> a >> b;
                   a = p.unpack field int(64);
                   b = p.unpack_field_int(64);
                                                                           };
               };
                                                                                                                           DESIGN AND VERIE
                         © Accellera Systems Initiative
                                                                     20
SYSTEMS INITIATIVE
               NOTE: UVM-SystemC API and LRM under review - subject to change
```

C++ Template classes

21

- Template classes enable elegant way to deal with special types such as REQ/RSP
- UVM-SystemC supports template classes using macros
 UVM_COMPONENT_UTILS or UVM_COMPONENT_PARAM_UTILS (no difference)
- More advanced template techniques using explicit specialization or partial specialization are possible





INITIATIVE NOTE: UVM-SystemC API and LRM under review – subject to change

Standard C++ container classes

- Standard C++ containers can be used for efficient data storage using push/pop mechanisms and retrieval using iterators and operators
- Examples: dynamic arrays (std::vector), queues (std::queue), stacks (std::stack), heaps (std::priority_queue), linked lists (std::list), trees (std::set), associative arrays (std::map)
- Therefore UVM-SystemC will not define uvm_queue nor uvm_pool



Other benefits

• Exception handling:

The standard C++ exception handler mechanism is beneficial to catch serious runtime errors (which are not explicitly managed or found using UVM_FATAL) and enables a graceful exit of the simulation

• Constness:

Ability to specify explicitly that a variable, function argument, method or class/object state cannot be altered

• Multiple inheritance:

Ability to derive a new class from two 'origins' or base classes.

• ...and much more C++ features...



Outline

- Part B Examples and Applications
 - Components and Classes
 - Register Model
 - Abstraction re-use
 - Generator
 - Visualization





UVM agents, drivers, and monitors





UVM agent

- Component responsible to drive and monitor the DUT
- Typically contains three components
 - Sequencer
 - Driver
 - Monitor
- Could contain analysis functionality for basic coverage and checking







UVM agent

- Possible configurations
 - Active agent: sequencer and driver are enabled
 - Passive agent: only monitors signals (sequencer and driver are disabled)
 - Master or slave configuration
- Base class: uvm_agent







UVM agent – example -1



SYSTEMS INITIATIVE NOTE: UVM-SystemC API and LRM under review – subject to change

UVM agent – example -2





UVM sequencer

- The sequencer controls and delivers transaction data items upon request of the driver*
- This allows to react to the current state of the DUT for every data item generated
- The UVM standard describes an interface between sequencer and driver that follows TLM (1.0) communication
- The sequencer serves as an arbiter for controlling transactions from multiple stimulus generators
- Base class: uvm_sequencer



* Alternatively, there is a UVM push sequencer (class uvm_push_sequencer) which pushes the sequence items to the driver, but this is not yet available in UVM-SystemC







 The communication between sequence and sequencer is implemented in the base classes of the respective sequence and sequencer; the user / application does not have to deal with this





UVM driver

- The driver is responsible to create the physical signals to drive the DUT
- For this, the driver repeatedly requests transactions, encapsulated in a sequence, via the sequencer, and translates these to one or more physical signal(s)
- Connection between the driver and the DUT is established by using a dedicated channel, which is made available via the configuration mechanism
- Base class: uvm driver







UVM driver – example -1



UVM driver – example -2



SYSTEMS INITIATIVE NOTE: UVM-SystemC API and LRM under review – subject to change

UVM monitor

- The monitor is a passive element that 'only' captures the DUT signals
- It extracts signal information from the interface and translates this information to abstract transactions
- It will distribute this transaction to all connected elements for e.g. coverage collection and checking
- Connection between the monitor and the DUT is established by using a dedicated channel, which is made available via the configuration mechanism
- Base class: uvm monitor







UVM monitor – example


UVM verification component (UVC)

- A reusable verification component (UVC) is a (sub-) environment which consists of one or more agents
- The verification component or agents may set or get configuration parameters
- An independent sequence, which contains the actual transaction data, is processed by the driver via a sequencer
- Each verification component is connected to the DUT using a dedicated interface
- Base class: uvm_env







UVC – example



 In this example, the UVM verification component (UVC) contains only one agent. In practice there will be more agents instantiated





UVM sequences and sequencers





UVM sequences

- Sequences are part of the test scenario and define streams of *transactions*
- The properties (or attributes) of a transaction are captured in a sequence item
- Sequences are <u>not</u> part of the testbench hierarchy, but are mapped onto one or more sequence<u>r</u>s
- Sequences can be layered, hierarchical or virtual, and may contain multiple sequences or sequence items
- Sequences and transactions can be configured via the factory







UVM sequence item – example



UVM sequence – example





© Accellera Systems Initiative 42 NOTE: UVM-SystemC API and LRM under review – subject to change



UVM virtual sequence

- A virtual sequence encapsulates one or more sequences, which are executed on the sub-sequencers in each UVC agent, which are all connected to the parent virtual sequencer
- A virtual sequence can be configured as *default sequence* in a test, to facilitate automatic execution on a virtual sequencer or a sequencer which belongs to a UVC agent
- Base class: uvm_sequence (same as 'normal' sequences)







UVM virtual sequence – example





UVM virtual sequencer

- A virtual sequencer contains references to its subsequencers such as UVC sequencers or other virtual sequencers
- Virtual sequencers process virtual sequences which encapsulate sequences for multiple verification components
- Virtual sequencers do not execute transactions on themselves but 'offload' this to its subsequencers
- Base class: uvm_sequencer (same as 'normal' sequencers)







UVM virtual sequencer

 Similar as with the sequencer in an agent, the communication between the virtual sequence and virtual sequencer is implemented in the base classes and therefore the application does not have to deal with this







UVM virtual sequencer – example

As the virtual sequencer does not process transactions itself, we do not specify a template parameter

class virt_sequencer : public uvm_sequencer<>
{

public:

```
vip_sequencer<vip_trans>* vip_seqr;
```

```
UVM_COMPONENT_UTILS(virt_sequencer)
```

virt_sequencer(uvm_component_name name)
: uvm_sequencer<>(name) {}

}; // class virt_sequer

Placeholder to associate one subsequencer to this virtual sequencer





UVM scoreboard and subscribers





UVM scoreboard

- The scoreboard performs end-to-end checking by comparing expected and processed transactions
- These transactions are retrieved by dedicated *subscribers* or *listeners*, which implement the **write** method of the analysis ports of each monitor, to which these subscribers are connected
- A scoreboard may contain a predictor, which acts as reference or golden model. Alternatively, the scoreboard may contain an algorithm to calculate the expected transaction
- Base class: uvm_scoreboard







UVM scoreboard – example



UVM subscriber – example







UVM top, test and testbenches





Top, Tests and Testbench

- The top-level (e.g. sc_main) contains the test(s) and the DUT
- The interface to which the DUT is connected is stored in the configuration database, so it can be used by the UVCs to connect to the DUT
- The test to be executed is either defined by the test class instantiation or by the argument of the member function run_test





Top – example



SYSTEMS INITIATIVE NOTE: UVM-SystemC API and LRM under review – subject to change

UVM test

- Each UVM test is defined as a dedicated test class, which instantiates the testbench and defines the test sequence(s)
- Reuse of tests and topologies is possible by deriving tests from a test base class
- The configuration and factory concept can be used to configure or override UVM components, sequences or sequence items
- Tests can be selected (passed) as command line option*
- Base class: uvm test







UVM test – example



SYSTEMS INITIATIVE NOTE: UVM-SystemC API and LRM under review – subject to change

UVM testbench

- A testbench is defined as the complete environment which *instantiates* and *configures* the UVCs, scoreboard, and virtual sequencer if available
- The UVCs are sub-environments in a testbench
- The testbench only makes the connections between the scoreboard and virtual sequencer to each UVC; the connection between UVCs and the DUT is arranged within the UVCs







UVM test bench – example -1







UVM test bench – example -2







UVM configuration customization





UVM configuration mechanism

- Central resource database to store and retrieve any type specific information of UVM and non-UVM objects at *any place* in the verification environment
- Configuration is facilitated during the build process and/or run time
- Information can be accessed by name (string) or arbitrary type
- Scope (context) of accessibility of information can be defined by the application
- Easy access to resource database via the configuration mechanism uvm_config_db
- Base class: uvm_resource

Test e	efault equence	config
Testbench	n (env)	config
virtual sequencer	Score Subscr 1 m	eboard ref Subscr odel 2
UVC1 (en agent Sqr cont Drv Mor		/C2 (env) agent qr conf prv Mon





UVM configuration – example -1



UVM configuration – example -2



SYSTEMS INITIATIVE NOTE: UVM-SystemC API and LRM under review – subject to change

UVM factory

- Follows the classical C++ factory design pattern to create objects without specifying the exact class of these objects that will be created
- In UVM, the factory will be used to create and/or override objects for individual test scenario's
- Only objects which are registered to the factory can be instantiated or overridden
- Factory objects are dynamically instantiated using a dedicated static member function create



UVM factory overrides

- The factory can be used to substitute a predefined component type with another specialized type, without having to derive from its base class
- Various override functions are available
 - Type overrides: replaces all objects of the specified type with the new specified type

```
set_type_override_by_type( consumer<packet>::get_type(),
fifo_consumer<packet>::get_type() );
```

 Instance overrides: replaces objects which match the instance path with the new specified type

 In addition to type overrides, similar member functions exist to override by name





Work-in-Progress: Register Abstraction Layer

Register Abstraction Layer	Status
Register model containing registers, fields, blocks, etc.	testing
Register callbacks	testing
Register adapter, predictor, sequences and transaction items	testing
Register front-door access	testing
Build-in register test sequencers	development
Memory and memory allocation manager	development
Virtual registers and fields	development
Register back-door access (hdl_path)	study
Randomization of registers	study









Register Model example (2)



SYSTEMS INITIATIVE NOTE: UVM-SystemC API and LRM under review – subject to change

Testbench including Register Model (1)



Testbench including Register Model (2)







Execute Built-in Register Test (1)



Execute Built-in Register Test (2)

Copyright (c) 1996-2014 by all Contributors, ALL RIGHTS RESERVED Universal Verification Methodology in SystemC (UVM-SystemC) Version: 1.0-alpha1 Build: 510 Date: 2015-09-01 Copyright (c) 2006 - 2015 by all Contributors See NOTICE file for all Contributors ALL RIGHTS RESERVED http://www.verdi-fp7.eu/ Licensed under the Apache License, Version 2.0 UVM_INFO @ 0 s: reporter [RNTST] Running test 'test'... UVM INFO @ 0 s: reporter [STARTING SEQ] UVM INFO @ 0 s: reporter [uvm reg bit bash seq] Verifying bits in register regmodel.Ra in map 'regmodel.default map'... UVM INFO @ 0 s: reporter [uvm reg bit bash seq] ... Bashing RW bit #0 UVM INFO @ 0 s: reporter [uvm reg map] Writing 0x000000000000001 at address 0x0 via map 'regmodel.default map'... UVM INFO @ 0 s: reporter [REG PREDICT] Observed WRITE transaction to register regmodel.Ra: value = 0x1 : updated value = 0x1 UVM INFO @ 0 s: reporter [uvm reg map] Wrote 0x000000000000001 at address 0x0 via map 'regmodel.default map': UVM IS OK... UVM INFO @ 0 s: reporter [RegModel] Wrote register via map regmodel.default map: regmodel.Ra = 0x1 UVM INFO @ 0 s: reporter [uvm reg map] Reading address 0x0 via map 'regmodel.default map'... UVM INFO @ 0 s: reporter [REG PREDICT] Observed READ transaction to register regmodel.Ra: value= 0x1 UVM INFO @ 0 s: reporter [uvm reg map] Read 0x00000000000001 at address 0x0 via map 'regmodel.default map': UVM IS OK... UVM INFO @ 0 s: reporter [RegModel] Read register via map regmodel.default map: regmodel.Ra = 0x1 --- UVM Report Summary ---Ouit count : 0 of 10 ** Report counts by severity UVM INFO : 836 UVM WARNING : 1 : 0 UVM ERROR UVM FATAL 0 ** Report counts by id [RNTST] 1 [RegModel] 256 STARTING SEQ 1 [TPRGED] 1 uvm reg bit bash seq] 66 [uvm_reg_map] 512 ŪVM ĪNFŎ 0 o s: reporter [FINISH] UVM-SystemC phasing completed; simulation finished



SystemC 2.3.1-Accellera --- Dec 29 2014 13:55:54

DESIGN AND VERIFICATION

CONFERENCE AND EXHIBITION
Application Examples





UVM-SystemC Generator

- Generator is based on *easier uvm code generator for SystemVerilog* from Doulos (http://www.doulos.com/knowhow/sysverilog/uvm/ easier_uvm_generator/)
- Generator uses template files as input, which are similiar to the Doulos generator
- Generates complete running UVM-SystemC environment





UVM-SystemC Generator

• Generated UVM objects and files:

- UVM_Agent
- UVM_Scoreboard
- UVM_Driver
- UVM_Monitor
- UVM_Sequencer
- UVM_Environment
- UVM_Config
- UVM_Subscriber
- UVM_Test
- Makefile to compile the generated UVM project
- Instantiation and DUT connection





UVM-SystemC Generator

- Input file for generating a complete agent
 - Transaction items
 - Interface ports

```
#agent name
agent_name = clkndata
```

```
#transaction item
trans_item = data_tx
```

```
#transaction variables
trans_var = int data
```

#interface ports

```
if_port = sc_core::sc_signal<bool> clk
if_port = sc_core::sc_signal<bool> reset_n
if_port = sc_core::sc_signal<bool> scl
if_port = sc_core::sc_signal<bool> sda
if_port = sc_core::sc_signal<bool> rw_master
```

```
if_clock = clk
if_reset = reset_n
```

#agent mode
agent_is_active = UVM_ACTIVE

SYSTEMS INITIATIVE

• General Config File

- #DUT directory dut_source_path = mydut #Additional includes inc_path = include #DUT toplevel name dut_top = mydut #Pin connection file dut_pfile = pinlist
- DUT connection to agent interfaces (DUT port <-> agent port))

```
!clkndata_if
clk clk
reset_n reset_n
rw_master1 rw_master
scl1 scl
sda1 sda
```

```
!agent2_if
```





Hands-on example (Generator)

77

- DUT is a minimalistic ALU
- Tests checks basic arithmetic with static operands
- Plain SystemC Testbench as reference
- Re-implementation with UVM-SystemC







Benefits

- Avoidance of boilerplate code copy & paste disasters
- Manual input amount as in hand-crafted testbench
 - DUT setup
 - Test sequence
 - Driver implementation for DUT driving
 - Monitor implementation for DUT interpreting
- UVM conformity
- Re-Usage because of modularity more likely





Hands-on example (Visualizer)





DESIGN AND VERI

Re-use across abstraction levels (1)





- Design of a complex system within a SystemC environment
 - One-time verification setup with UVM-SystemC
 - Behavioral model for concept phase
 - Detailed model for further implementation require additional tests





Re-use across abstraction levels (2)



Real Time Hardware
Test default sequence
Testbench (env) config
Virtual sequence
UVC1 (env) agent UVC2 (env) agent
Driver Emulation vif
DUT
FPGA - Emulation

- Continued use of previous verification setup by running the verification environment as a real-time model on a HiL platform
 - Exchange of UVM driver
 verification components suitable
 for the board
 - Additional tests specific to new model details





Re-use across abstraction levels (3)



- Continued use of previous verification setup by running the verification environment as a real-time model on lab-test equipment
 - Exchange of UVM driver verification components necessary
 - Re-use of all tests possible





Re-use across abstraction levels (4)



SYSTEMS INITIATIVE

Outline

- Part C Further steps & Outlook
 - Standardization in Accellera
 - Next steps
 - Summary and outlook



Standardization in Accellera

- Growing industry interest for UVM in SystemC
- Standardization in SystemC Verification WG ongoing
 - UVM-SystemC Language Reference Manual (LRM) completed
 - Improving the UVM-SystemC Proofof-Concept (PoC) implementation
 - Creation of a UVM-SystemC regression suite started
- Draft release of UVM-SystemC planned for CW48/49 2015
 - Both LRM and PoC available under the Apache 2.0 license







Next steps

- Main focus this year:
 - UVM-SystemC API documented in the Language Reference Manual
 - Further mature and test the proof-of-concept implementation —
 - Extend the regression suite with unit tests and more complex — (application) examples
- Next year...
 - Finalize upgrade to UVM 1.2 (upgrade to UVM 1.2 already started)
 - Add constrained randomization capabilities (e.g. SCV, CRAVE)
 - Introduction of assertions and functional coverage features —
 - Multi-language verification usage (UVM-SystemVerilog \leftrightarrow UVM-SystemC)
- ...and beyond: IEEE standardization
 - Alignment with IEEE P1800.2 (UVM-SystemVerilog) necessary





Summary and outlook

- Good progress with UVM-SystemC standardization in Accellera
 - UVM-SystemC foundation elements are implemented
 - Register Abstraction Layer currently under development
 - Review of Language Reference Manual finished and Proof-of-concept implementation ongoing
 - Draft release of UVM-SystemC planned for CW48/49 2015
- Next steps
 - Make UVM-SystemC fully compliant with UVM 1.2
 - Introduce new features: e.g. randomization, functional coverage
- How you can contribute
 - Join Accellera and participate in this standardization initiative
 - Development of unit tests, examples and applications



Questions



